Results 241 to 250 of about 10,924 (262)
Guarded atomic actions and refinement in a system-on-chip development flow : bridging the specification gap with Event-B. [PDF]
Modern System-on-chip (SoC) hardware design puts considerable pressure on existing design and verification flows, languages and tools. The Register Transfer Level (RTL)description, which forms the input for synchronous, logic synthesis-driven design is at too low a level of abstraction for efficient architectural exploration and re-use.
openaire +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
Single-layer atom chip for continuous operation: Design, fabrication and performance
Optics and Laser Technology, 2022A E Afanasiev +2 more
exaly
Development and characterization of atom chip for magnetic trapping of atoms
Journal of Applied Physics, 2023, S R Mishra, Rahul Shukla
exaly
Fifteen years of cold matter on the atom chip: promise, realizations, and prospects
Journal of Modern Optics, 2016Mark Keil, Ömer Amit, Shuyu Zhou
exaly
On loading of a magneto-optical trap on an atom-chip with U-wire quadrupole field
Journal of Modern Optics, 2018, S R Mishra
exaly
Bose–Einstein condensate on a persistent-supercurrent atom chip
Applied Physics B: Lasers and Optics, 2014Hiromitsu Imai +2 more
exaly
The Design, Fabrication and Characterization of a Transparent Atom Chip
Sensors, 2014Ho-Chiao Chuang +2 more
exaly

