Results 211 to 220 of about 280,105 (248)
Some of the next articles are maybe not open access.
33rd Design Automation Conference Proceedings, 1996, 1996
This paper presents a technique for simulating processors and attached hardware using the principle of compiled simulation. Unlike existing, inhouse and off-the-shelf hardware/software co-simulators, which use interpretive processor simulation, the proposed technique performs instruction decoding and simulation scheduling at compile time. The technique
Vojin Živojnović, Heinrich Meyr
openaire +1 more source
This paper presents a technique for simulating processors and attached hardware using the principle of compiled simulation. Unlike existing, inhouse and off-the-shelf hardware/software co-simulators, which use interpretive processor simulation, the proposed technique performs instruction decoding and simulation scheduling at compile time. The technique
Vojin Živojnović, Heinrich Meyr
openaire +1 more source
Interface Jacobian‐based Co‐Simulation
International Journal for Numerical Methods in Engineering, 2014SUMMARYCo‐simulation is a prominent method to solve multi‐physics problems. Multi‐physics simulations using a co‐simulation approach have an intrinsic advantage. They allow well‐established and specialized simulation tools for different fields and signals to be combined and reused with minor adaptations in contrast to the monolithic approach.
Sicklinger, S. +6 more
openaire +2 more sources
2002 23rd International Conference on Microelectronics. Proceedings (Cat. No.02TH8595), 2003
Tanner Tools system (TTS) is a very useful tool for design automation. However, during the layout verification phase, the overall circuit is flattened and only transistor level simulation by TSpice simulator is possible. Obviously, this is not convenient especially regarding large digital or mixed circuits. Therefore, this paper describes a methodology
D. Stefanovic +3 more
openaire +1 more source
Tanner Tools system (TTS) is a very useful tool for design automation. However, during the layout verification phase, the overall circuit is flattened and only transistor level simulation by TSpice simulator is possible. Obviously, this is not convenient especially regarding large digital or mixed circuits. Therefore, this paper describes a methodology
D. Stefanovic +3 more
openaire +1 more source
Omnidirectional antenna co-simulation
2015 Conference on Microwave Techniques (COMITE), 2015The paper deals with a simulation of dipole antenna array. An omnidirectional antenna characteristic in the azimuthal plane is created. Vertical plane consists of antenna characteristics with cosecant beam shape. Efficient interconnection between program AWR and CST were used to optimize the antenna characteristics.
Vadim Zavodny, Petr Kopecky
openaire +1 more source
1997 21st International Conference on Microelectronics. Proceedings, 2002
A powerful HDL (Hardware description language) can be considered as sufficient input tool only until the full problem is recognized. HDL-co-simulation is, in such cases, used as a better solution. In this report, logic simulation is considered in the presence of existing language/simulator environment and VHDL predeveloped libraries.
Z. Dimic, M. Damnjanovic, V. Litovski
openaire +1 more source
A powerful HDL (Hardware description language) can be considered as sufficient input tool only until the full problem is recognized. HDL-co-simulation is, in such cases, used as a better solution. In this report, logic simulation is considered in the presence of existing language/simulator environment and VHDL predeveloped libraries.
Z. Dimic, M. Damnjanovic, V. Litovski
openaire +1 more source