Results 161 to 170 of about 2,722 (197)

Reconstruction of Axonal Projections of Single Neurons Using PointTree. [PDF]

Bio Protoc
Cai L, Qu X, Wang J, Shen Y, Quan T.
europepmc   +1 more source

Explainable AI for gastrointestinal lesion surveillance and precision targeted drug delivery. [PDF]

Sci Rep
Kamal IR, El-Zoghdy SF, Soliman RF.
europepmc   +1 more source

Automated Technique for Brain Tumor Detection From Magnetic Resonance Imaging Based on Local Features, Ensemble Classification, and YOLOv3. [PDF]

Biomed Res Int
Arif D, Mehmood Z, Ullah A, Fawad A, Winberg S.   +4 more
europepmc   +1 more source

Image processing-based warning system for preventing the fuel selector valve from remaining closed in small trainer aircraft. [PDF]

Sci Rep
Çoban İH, Kazan FA.
europepmc   +1 more source

Synthetic Data-Driven Exoskeleton Control via Contralateral Gait Fusion for Variable-Speed Walking. [PDF]

Biomimetics (Basel)
Shi J, Zhu H, Yang Y, Liu B, Wang X.
europepmc   +1 more source

Structure-aware state space modeling with multi-scale feature fusion for railway scene segmentation. [PDF]

Sci Rep
Fu H, Ma Z, Yang X, Zhang W, Hu L, Jiang K.   +5 more
europepmc   +1 more source

Influences and Training Strategies for Effective Object Detection in Challenging Environments Using YOLO NAS-L. [PDF]

Sensors (Basel)
Steindl G, Baca A, Kornfeind P.
europepmc   +1 more source

A hierarchical neuromorphic multi agent framework for energy aware and secure 6G resource optimization using Neuro6G agent. [PDF]

Sci Rep
Al Nuaim A, Qayyum J.
europepmc   +1 more source

Some of the next articles are maybe not open access.

Related searches:

Variable block size motion estimation implementation on compute unified device architecture (CUDA)

2013 IEEE International Conference on Consumer Electronics (ICCE), 2013
This paper proposes a highly parallel variable block size full search motion estimation algorithm with concurrent parallel reduction (CPR) on graphics processing unit (GPU) using compute unified device architecture (CUDA). This approach minimizes memory access latency by using high-speed on-chip memory of GPU.
Dong-Kyu Lee, Seoung-Jun Oh
exaly   +2 more sources