Results 31 to 40 of about 1,699,422 (313)
uDMA: An Efficient User-Level DMA for NVMe SSDs
Applied Sciences, 2023 The Non-Volatile Memory Express (NVMe) SSD provides high I/O performance for current computer systems, and direct memory access (DMA) is the critical enabling mechanism for direct I/O. However, the lengthy I/O stack becomes a new bottleneck that degrades
Jinbin Zhu +3 more
doaj +1 more source
RUDN Journal of Engineering Research, 2022 The article discusses the developed automated system for the research of a liquid crystal cell, which consists of hardware and software parts. Unlike previously developed devices for optical measurements of liquid crystal elements, the automated system ...
Vladimir V. Usachev +3 more
doaj +1 more source
Refresh Algorithm for Ensuring 100% Memory Availability in Gain-Cell Embedded DRAM Macros
IEEE Access, 2021 Gain-cell embedded DRAM (GC-eDRAM) is a dense, low power option for embedded memory implementation, supporting low supply voltages; however, it suffers from limited data retention time (DRT) and requires periodic refresh operations, limiting its use only
Roman Golman +4 more
doaj +1 more source
Remote Direct Memory Access Transport for Remote Procedure Call [PDF]
Request for Comments, 2010 T. Talpey, B. Callaghan
openaire +2 more sources
1RMA: Re-envisioning Remote Memory Access for Multi-tenant Datacenters
Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication, 2020 Remote Direct Memory Access (RDMA) plays a key role in supporting performance-hungry datacenter applications. However, existing RDMA technologies are ill-suited to multi-tenant datacenters, where applications run at massive scales, tenants require ...
Arjun Singhvi +14 more
semanticscholar +1 more source
Influence of Input/output Operations on Processor Performance [PDF]
, 2006 Nowadays, computers are frequently equipped with peripherals that transfer great amounts of data between them and the system memory using direct memory access techniques (i.e., digital cameras, high speed networks, . . . ).
Civit Balcells, Antón +4 more
core +1 more source
An area-efficient 2-D convolution implementation on FPGA for space applications [PDF]
, 2011 The 2-D Convolution is an algorithm widely used in image and video processing. Although its computation is simple, its implementation requires a high computational power and an intensive use of memory.
Di Carlo, Stefano +5 more
core +1 more source
ToF Estimation Based on Compressed Real-Time Histogram Builder for SPAD Image Sensors [PDF]
, 2019 This paper presents a FPGA implementation of a novel depth map estimation algorithm for direct time-of-flight CMOS image sensors (dToF-CISs) based on single-photon avalanche-diodes (SPADs).
Carmona Galán, Ricardo +3 more
core +1 more source
Biology, 2014 Memory consists of various individual processes which form a dynamic system co-ordinated by central (executive) functions. The episodic buffer as direct interface between episodic long-term memory (LTM) and working memory (WM) is fairly well studied but
Barbara Berger +4 more
doaj +1 more source
A role for central nervous growth hormone-releasing hormone signaling in the consolidation of declarative memories. [PDF]
PLoS ONE, 2011 Contributions of somatotropic hormonal activity to memory functions in humans, which are suggested by clinical observations, have not been systematically examined.
Manfred Hallschmid +4 more
doaj +1 more source