Results 301 to 310 of about 846,547 (352)
Some of the next articles are maybe not open access.
Facies Modelling in Fault Zones
ECMOR X - 10th European Conference on the Mathematics of Oil Recovery, 2006Traditionally fault impact on fluid flow is included by assigning transmissibility multipliers to flow simulation grid cell faces co-located with the fault plane (Manzocchi et al. 1999). A new method, called Fault Facies modelling (Tveranger et al. 2004, 2005), captures fault impact by considering faults as deformed rock volumes rather than simple ...
Syversveen, Anne Rand +4 more
openaire +1 more source
Incremental Fault Analysis: Relaxing the Fault Model of Differential Fault Attacks
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020This article presents a new fault analysis technique against cryptographic devices called the incremental fault analysis (IFA), which can be adapted into fault attacks using more traditional differential fault analysis (DFA) techniques in order to increase their feasibility under more practical fault injection conditions.
Trevor E. Pogue, Nicola Nicolici
openaire +1 more source
2017
In this chapter, the main types of faults are first reviewed and linear time-invariant plant models with additive faults are introduced. These models represent the basis of the synthesis approaches of fault detection filters presented in this book. Models with fictive noise inputs can be used to account for the effects of parametric variations.
openaire +1 more source
In this chapter, the main types of faults are first reviewed and linear time-invariant plant models with additive faults are introduced. These models represent the basis of the synthesis approaches of fault detection filters presented in this book. Models with fictive noise inputs can be used to account for the effects of parametric variations.
openaire +1 more source
1992
One aspect of paramount importance in deterministic testing is the performance of the fault models underlying the process. Recent research has shown that the fabrication process of a circuit is certainly an issue when measuring fault model performance [SHEN85].
Kenneth M. Butler, M. Ray Mercer
openaire +1 more source
One aspect of paramount importance in deterministic testing is the performance of the fault models underlying the process. Recent research has shown that the fabrication process of a circuit is certainly an issue when measuring fault model performance [SHEN85].
Kenneth M. Butler, M. Ray Mercer
openaire +1 more source
Segment delay faults: a new fault model
Proceedings of 14th VLSI Test Symposium, 2002We propose a segment delay fault model to represent any general delay defect ranging from a spot defect to a distributed defect. The segment length, L, is a parameter that can be chosen based on available statistics about the types of manufacturing defects.
K. Heragu, J.H. Patel, V.D. Agrawal
openaire +1 more source
Fault-tolerant model predictive control with active fault isolation
2013 Conference on Control and Fault-Tolerant Systems (SysTol), 2013A robust control method is presented for linear systems subject to input and state constraints, bounded disturbances and measurement noise, and discrete faults in sensors, actuators, and system dynamics. The approach uses set-based fault detection and isolation techniques to coordinate switching between controllers designed for each fault scenario.
RAIMONDO, DAVIDE MARTINO +3 more
openaire +2 more sources
1998
The focus of this chapter is on the ways to model delay faults. Five delay fault models are considered: transition fault model, gate delay fault model, line delay fault model, path delay fault model, and segment delay fault model. It is assumed that in the nominal design each gate has a given fall (rise) delay from each input to the output pin.
Krstic, Angela, Cheng, Tim Kwang-Ting
openaire +2 more sources
The focus of this chapter is on the ways to model delay faults. Five delay fault models are considered: transition fault model, gate delay fault model, line delay fault model, path delay fault model, and segment delay fault model. It is assumed that in the nominal design each gate has a given fall (rise) delay from each input to the output pin.
Krstic, Angela, Cheng, Tim Kwang-Ting
openaire +2 more sources
RELIABILITY MODELING FOR FAULT TOLERANT COMPUTERS
Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'., 1971Reliability modeling and the mathematical equations involved are discussed for general computer systems organized to be fault tolerant. This paper summarizes the work done over the last four years on mathematical reliability modeling by the authors.
Bouricius, Willard G. +4 more
openaire +1 more source
Fault detection under fuzzy model uncertainty
International Journal of Automation and Computing, 2006Abstract The paper tackle a problem of robust fault detection using Takagi-Sugeno fuzzy models. The model-based strategy is employed to generate the residuals in order to make decision about the state of the process. Unfortunately, this method is corrupted by the model uncertainty due to the fact that in real applications model-reality mismatch ...
Marek Kowal, Józef Korbicz
openaire +1 more source
Combining fault avoidance, fault removal and fault tolerance: an integrated model
14th IEEE International Conference on Automated Software Engineering, 2003Fault avoidance, fault removal and fault tolerance represent three successive lines of defense against the contingency of faults in software systems and their impact on system reliability. Beyond the colorful discussions of the relative merits of these techniques, the law of diminishing returns advocates that they be used in concert, where each is ...
A. Mili, B. Cukic, T. Xia, R. Ben Ayed
openaire +1 more source