Design tradeoffs for a Multispectral Linear Array (MLA) instrument [PDF]
The heart of the multispectral linear array (MLA) design problem is to develop an instrument concept which concurrently provides a wide field-of-view with high resolution, spectral separation with precise band-to band registration, and excellent ...
Mika, A. M.
core +1 more source
Molecular Oncology, Volume 19, Issue S1, Page 1-895, June 2025.Abstracts submitted to the ‘EACR 2025 Congress: Innovative Cancer Science’, from 16–19 June 2025 and accepted by the Congress Organising Committee are published in this Supplement of Molecular Oncology, an affiliated journal of the European Association for Cancer Research (EACR).
wiley +1 more source
Binary Neural Networks in FPGAs: Architectures, Tool Flows and Hardware Comparisons. [PDF]
Sensors (Basel), 2023 Su Y, Seng KP, Ang LM, Smith J.
europepmc +1 more source
A muiti-mode modulation and demodulation system and method [PDF]
, 1988 An improved system and method for modulation, demodulation and signal processing for single sideband communications systems which provides correction for the adverse effects of rapid fading characteristics in a mobile environment.
Stevenson, Carl R.
core +1 more source
Area efficient folded undecimator based ECG detector. [PDF]
Sci Rep, 2021 Uma A, Kalpana P.
europepmc +1 more source
A new gene tree algorithm employing DNA sequences of bovine genome using discrete Fourier transformation. [PDF]
PLoS One, 2023 Abadeh R +3 more
europepmc +1 more source
Structural and immunological basis of cross-reactivity between dengue and Zika infections: Implications in serosurveillance in endemic regions. [PDF]
Front Microbiol, 2023 Gaspar-Castillo C +4 more
europepmc +1 more source
Characterization of the AGR2 Interactome Uncovers New Players of Protein Disulfide Isomerase Network in Cancer Cells. [PDF]
Mol Cell Proteomics, 2022 Bouchalova P +11 more
europepmc +1 more source
Survey on Combinatorial Register Allocation and Instruction Scheduling
, 2018 Register allocation (mapping variables to processor registers or memory) and instruction scheduling (reordering instructions to increase instruction-level parallelism) are essential tasks for generating efficient assembly code in a compiler.
Lozano, Roberto Castañeda +1 more
core
Plenary Abstracts Session & Oral Presentations
HemaSphere, Volume 9, Issue S1, June 2025.
wiley +1 more source