Results 251 to 260 of about 117,504 (308)
Some of the next articles are maybe not open access.
Formal verification - is it real enough?
Proceedings. 42nd Design Automation Conference, 2005., 2005While formal verification (FV) of logic designs has been described in an industrial context, it has not yet become a mainstream methodology. The purpose of this report is to summarize a body of experience in the application of industrial-scale FV.
Yaron Wolfsthal, Rebecca M. Gott
openaire +1 more source
2011
These lectures are intended to give a broad overview of the most important formal verification techniques. These methods are applicable to hardware, software, protocols etc. and even to checking proofs in pure mathematics, though I will emphasize the applications to verification.
openaire +2 more sources
These lectures are intended to give a broad overview of the most important formal verification techniques. These methods are applicable to hardware, software, protocols etc. and even to checking proofs in pure mathematics, though I will emphasize the applications to verification.
openaire +2 more sources
Proceedings of the 39th conference on Design automation - DAC '02, 2002
Do formal verification tools and methodologies require a drastic overhaul to move beyond equivalence checking? Equivalence checking catches errors in synthesis and local hand-modifications to designs. However, powerful formal verification technologies are emerging to combat "behavioral" errors, which represent today's biggest verification problems ...
David Dill +8 more
openaire +1 more source
Do formal verification tools and methodologies require a drastic overhaul to move beyond equivalence checking? Equivalence checking catches errors in synthesis and local hand-modifications to designs. However, powerful formal verification technologies are emerging to combat "behavioral" errors, which represent today's biggest verification problems ...
David Dill +8 more
openaire +1 more source
Polynomial Formal Verification of Multipliers
Formal Methods in System Design, 2003zbMATH Open Web Interface contents unavailable due to conflicting licenses.
Keim, Martin +4 more
openaire +2 more sources
Formal Verification Successes at Motorola
Formal Methods in System Design, 2003zbMATH Open Web Interface contents unavailable due to conflicting licenses.
Abadir, Magdy S. +4 more
openaire +2 more sources
Formal verification of Ada programs
IEEE Transactions on Software Engineering, 1990The Penelope verification editor and its formal basis are described. Penelope is a prototype system for the interactive development and verification of programs that are written in a rich subset of sequential Ada. Because it generates verification conditions incrementally, Penelope can be used to develop a program and its correctness proof in concert ...
David Guaspari +2 more
openaire +1 more source
Formal Verification Of FIRE: A Case Study
Proceedings of the 34th Design Automation Conference, 1997We present our experiences with the formal verification of an automotivechip used to control the safety features in a car. We useda BDD based model checker in our work. We describe our verificationmethodology for verifying a very complicated property on arelatively large design.
Jae-Young Jang +3 more
openaire +1 more source