Results 211 to 220 of about 3,164,376 (236)
Some of the next articles are maybe not open access.
An Introduction to High-Level Synthesis
IEEE Design & Test of Computers, 2009High-level synthesis raises the design abstraction level and allows rapid generation of optimized RTL hardware for performance, area, and power requirements. This article gives an overview of state-of-the-art HLS techniques and tools.
Coussy, Philippe +3 more
openaire +4 more sources
Incremental high-level synthesis
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 2010The widespread acceptance of High-level synthesis as a mainstream tool mostly depends on its tight integration with the following RTL-to-GDSII design flow. A key aspect is the handling of so-called Engineering Change Orders (ECOs), i.e. minor changes required to fix small functional bugs or meet performance requirements late in the design cycle ...
LAVAGNO, Luciano +6 more
openaire +4 more sources
Introduction to high-level synthesis
IEEE Design & Test of Computers, 1994The basic problem of high-level synthesis is the mapping of a behavioral description of a digital system into an RTL design consisting of a data path and a control unit. The authors introduce the FSMD model, which forms the basis for synthesis. They discuss the main considerations in a high-level synthesis environment: the input description language ...
Gajski, Danijel, Ramachandran, L.
openaire +2 more sources
High level synthesis of a defect detector
Proceedings of Conference on Computer Architectures for Machine Perception, 2002We present an innovative methodology aimed at rapidly designing image processing systems. Within this environment the first step consists in emulating an IP algorithm on a massively parallel dedicated computer. A compact and functionally equivalent VLSI circuit is then derived by using a high level synthesis system called ALPHA.
Verdier, François +1 more
openaire +5 more sources
2003
In chapter 4 the theoretical principles of high-level design have been introduced. An actual high-level design for a given application and a given architecture is given in this chapter with the GSM system taken as demonstrator. The complete high-level design of a highly integrated transceiver front-end will be performed for a mobile GSM handset.
Jan Crols, Michiel Steyaert
openaire +2 more sources
In chapter 4 the theoretical principles of high-level design have been introduced. An actual high-level design for a given application and a given architecture is given in this chapter with the GSM system taken as demonstrator. The complete high-level design of a highly integrated transceiver front-end will be performed for a mobile GSM handset.
Jan Crols, Michiel Steyaert
openaire +2 more sources
2016
The compilation of high-level languages, such as software programming languages, to FPGAs is of paramount importance for the mainstream adoption of FPGAs. An efficient compilation process will improve designer productivity and will make the use of FPGA technology viable for software programmers.
João M. P. Cardoso, Markus Weinhardt
openaire +2 more sources
The compilation of high-level languages, such as software programming languages, to FPGAs is of paramount importance for the mainstream adoption of FPGAs. An efficient compilation process will improve designer productivity and will make the use of FPGA technology viable for software programmers.
João M. P. Cardoso, Markus Weinhardt
openaire +2 more sources
1998
In this book, the term synthesis is used to denote the process of transforming a digital system from a behavioral specification into an implementation structure. Generally speaking, the specification includes some form of abstractions, i.e., some of the design decisions are not bound. The implementation, on the other hand, has to describe in detail the
Zebo Peng +2 more
openaire +2 more sources
In this book, the term synthesis is used to denote the process of transforming a digital system from a behavioral specification into an implementation structure. Generally speaking, the specification includes some form of abstractions, i.e., some of the design decisions are not bound. The implementation, on the other hand, has to describe in detail the
Zebo Peng +2 more
openaire +2 more sources
Microprocessing and Microprogramming, 1990
Abstract This paper gives a short overview over the High Level Synthesis System PASS (PAderborner Synthesis System) and is focusedon two novel methods which are concerned with two different subtasks in the synthesis process. The first method allows the parallel execution of the data path and the automaton and is adapted for the first time to high ...
Gunter Gerhardt, Christian Ewering
openaire +2 more sources
Abstract This paper gives a short overview over the High Level Synthesis System PASS (PAderborner Synthesis System) and is focusedon two novel methods which are concerned with two different subtasks in the synthesis process. The first method allows the parallel execution of the data path and the automaton and is adapted for the first time to high ...
Gunter Gerhardt, Christian Ewering
openaire +2 more sources
SPIE Proceedings, 2016
The development of FPGA technology and the increasing complexity of applications in recent decades have forced compilers to move to higher abstraction levels. Compilers interprets an algorithmic description of a desired behavior written in High-Level Languages (HLLs) and translate it to Hardware Description Languages (HDLs).
Maciej Linczuk, Radosław Cieszewski
openaire +2 more sources
The development of FPGA technology and the increasing complexity of applications in recent decades have forced compilers to move to higher abstraction levels. Compilers interprets an algorithmic description of a desired behavior written in High-Level Languages (HLLs) and translate it to Hardware Description Languages (HDLs).
Maciej Linczuk, Radosław Cieszewski
openaire +2 more sources
High-level synthesis for testability
38th Midwest Symposium on Circuits and Systems. Proceedings, 2002Progress in synthesis development has made commercially available tools that allow automatic synthesis of designs, starting from their RTL description. More recently, some tools even starting from the behavioral description have appeared on the market. However, the synthesized designs an rather hard to test.
Meryem Marzouki +2 more
openaire +2 more sources