Results 21 to 30 of about 1,504,154 (294)
Security-Aware Task Scheduling Using Untrusted Components in High-Level Synthesis
IEEE Access, 2018 The high penetration of third-party intellectual property is accompanied with severe security issues, and thus, security constraints during task scheduling have recently been proposed for protecting multiprocessor system-on-chip systems.
Nan Wang +4 more
doaj +1 more source
Integrated extreme gradient boost with c4.5 classifier for high level synthesis in very large scale integration circuits [PDF]
ITM Web of Conferences, 2023 High-level synthesis (HLS) is utilized for high-performance and energy-efficient heterogeneous systems designing. HLS is assist in field-programmable gate array circuits designing where hardware implementations are refined and replaced in target device ...
M Thillai Rani +4 more
doaj +1 more source
A High-Level LTL Synthesis Format: TLSF v1.1 [PDF]
Electronic Proceedings in Theoretical Computer Science, 2016 We present the Temporal Logic Synthesis Format (TLSF), a high-level format to describe synthesis problems via Linear Temporal Logic (LTL). The format builds upon standard LTL, but additionally allows to use high-level constructs, such as sets and ...
Swen Jacobs +2 more
doaj +1 more source
Computers, 2022 Approximate computing is a promising approach to the design of area–power-performance-efficient circuits for computation error-tolerant applications such as image processing and machine learning.
Koyu Ohata +3 more
doaj +1 more source
On Ladder Diagrams Compilation and Synthesis to FPGA Implemented Reconfigurable Logic Controller
Advances in Electrical and Electronic Engineering, 2014 The paper presents synthesis process of a hardware implemented reconfigurable logic controller from a ladder diagram according to IEC61131-3 requirements. It is focused on the originally developed a high-performance LD processing method.
Adam Milik
doaj +1 more source
Validating High-Level Synthesis [PDF]
, 2008 The growing design-productivity gap has made designers shift toward using high-level languages like C, C++ and Java to do system-level design. High-Level Synthesis (HLS) is the process of generating Register Transfer Level (RTL) design from these initial high-level programs.
Sudipta Kundu +2 more
openaire +1 more source
Methods for Change Parallelism in Process of High-level VLSI Synthesis
Моделирование и анализ информационных систем, 2022 In this paper methods for increasing the efficiency of VLSI development based on the method of architecture-independent design are proposed. The route of high-level VLSI synthesis is considered.
Igor Nikolaevich Ryzhenko +3 more
doaj +1 more source
Pediatric Blood &Cancer, EarlyView.ABSTRACT Surveillance imaging aims to detect tumour relapse before symptoms develop, but it's unclear whether earlier detection of relapse leads to better outcomes in children and young people (CYP) with medulloblastoma and ependymoma. This systematic review aims to identify relevant literature to determine the efficacy of surveillance magnetic ...
Lucy Shepherd +3 more
wiley +1 more source
Embedded Implementation of VHR Satellite Image Segmentation
Sensors, 2016 Processing and analysis of Very High Resolution (VHR) satellite images provide a mass of crucial information, which can be used for urban planning, security issues or environmental monitoring.
Chao Li +3 more
doaj +1 more source
Applied Sciences, 2022 In computed tomography imaging, the computationally intensive tasks are the pre-processing of 2D detector data to generate total attenuation or line integral projections and the reconstruction of the 3D volume from the projections.
Daniele Passaretti +4 more
doaj +1 more source