Exploiting instruction level parallelism in processors by caching scheduled groups [PDF]
Conference Proceedings. The 24th Annual International Symposium on Computer Architecture, 1997 Ravi Nair, Martin Hopkins
openalex +2 more sources
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading [PDF]
ACM Transactions on Computer Systems, 1997 Jack Lo +5 more
openalex +2 more sources
Space-time scheduling of instruction-level parallelism on a raw machine [PDF]
ASPLOS VIII, 1998 Walter Lee +6 more
semanticscholar +4 more sources
Cimple: instruction and memory level parallelism [PDF]
International Conference on Parallel Architectures and Compilation Techniques, 2018 Modern out-of-order processors have increased capacity to exploit instruction level parallelism (ILP) and memory level parallelism (MLP), e.g., by using wide superscalar pipelines and vector execution units, as well as deep buffers for inflight memory ...
Vladimir Kiriansky +3 more
semanticscholar +5 more sources
Infrastructures and Compilation Strategies for Instruction-Level Parallelism [PDF]
, 1998 La complexité croissante des processeurs a conduit au développement d'un grand nombre de transformations de code pour adapter l'organisation des calculs à l'architecture matérielle. La difficulté majeure à laquelle est confronté un compilateur consiste à déterminer la séquence de transformations qui va fournir la meilleure performance.
Erven Rohou
openalex +3 more sources
ConvAix: An Application-Specific Instruction-Set Processor for the Efficient Acceleration of CNNs
IEEE Open Journal of Circuits and Systems, 2021 ConvAix is an application-specific instruction-set processor (ASIP) that enables the energy-efficient processing of convolutional neural networks (CNNs) while retaining substantial flexibility through its instruction-set architecture (ISA) based design ...
Andreas Bytyn +2 more
doaj +1 more source
Exploiting instruction-level parallelism : a constructive approach [PDF]
, 1998 Villar dos Santos, L.C.
openaire +5 more sources
An astute LVQ approach using neural network for the prediction of conditional branches in pipeline processor [PDF]
EAI Endorsed Transactions on Scalable Information Systems, 2021 Nowadays, microprocessors use the deep pipeline to execute multiple instructions per cycle. The frequency and behavior of conditional instructions mainly affect the performance of instruction-level parallelism.
Sweety Nain, Prachi Chaudhary
doaj +1 more source
Design of Deep Learning VLIW Processor for Image Recognition
Xibei Gongye Daxue Xuebao, 2020 In order to adapt the application demands of high resolution images recognition and efficient processing of localization in aviation and aerospace fields, and to solve the problem of insufficient parallelism in existing researches, an extensible ...
doaj +1 more source