Results 41 to 50 of about 189,345 (270)
Limits of instruction-level parallelism and higher transistor density sustain the increasing need for multiprocessor systems: they are rapidly taking over both general-purpose and embedded processor domains.
Mateus B. Rutzig +7 more
doaj +1 more source
Abstract The goal of this work is to investigate how the self‐awareness characteristic of autonomic computing, paired with existing performance optimization rules, may be used in applications to minimise multi‐core processor performance concerns. The suggested self‐awareness technique can assist applications in self‐execution while also assisting other
Surendra Kumar Shukla +8 more
wiley +1 more source
Instruction Fetch Policy for SMT Processors with Different Allocations of Floating-point and Integer Resources [PDF]
In Simultaneous Multithreading(SMT) processors,different threads have different demands for floating-point and integer resources.How to allocate shared resources among threads is the key point to improve the whole performance for SMT processors.Aiming at
JIANG Shengjian,HU Xiangdong,YANG Jianxin
doaj +1 more source
The adaptive Runge-Kutta (ARK) method on multi-general-purpose graphical processing units (GPUs) is used for solving large nonlinear systems of first-order ordinary differential equations (ODEs) with over ~ 10 000 variables describing a large genetic ...
Ahmad Al-Omari +3 more
doaj +1 more source
Late-Stage Optimization of Modern ILP Processor Cores via FPGA Simulation
Late-stage (post-RTL implementation) optimization is important in achieving target performance for realistic processor design. However, several challenges remain for modern out-of-order ILP (instruction-level-parallelism) processors, such as simulation ...
Mengqiao Lan +6 more
doaj +1 more source
This paper aims to develop a low-cost, high-performance and high-reliability computing system to process large-scale data using common data mining algorithms in the Internet of Things (IoT) computing environment.
Yuling Fang +4 more
doaj +1 more source
Instruction-level parallel processing: History, overview, and perspective [PDF]
Instruction-level parallelism (ILP) is a family of processor and compiler design techniques that speed up execution by causing individual machine operations to execute in parallel. Although ILP has appeared in the highest performance uniprocessors for the past 30 years, the 1980s saw it become a much more significant force in computer design.
B. Ramakrishna Rau, Joseph A. Fisher
openaire +1 more source
Accelerating Nested Conditionals on CGRA With Tag-Based Full Predication Method
CGRA (Coarse-grained Reconfigurable Architecture) has been widely considered as one of the most promising computing architectures to exploit spatial parallelism.
Jiang Sha +3 more
doaj +1 more source
A Pipeline-Based ODE Solving Framework
The traditional parallel solving methods of ordinary differential equations (ODE) are mainly classified into task-parallelism, data-parallelism, and instruction-level parallelism.
Ruixia Cao, Shangjun Hou, Lin Ma
doaj +1 more source
Vectorization of Program Code Containing Low Probability Regions in Computational Geometry Problems
Improving application performance is an important practical task for supercomputer calculations. Along with parallelization of calculations between cluster nodes (for example, using MPI tools), as well as multithreaded programming (for example, using ...
Alexey Rybakov
doaj +1 more source

