Results 1 to 10 of about 45,362 (262)
COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM [PDF]
Engineering Heritage Journal, 2018 The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization.
Rajendra Kumar
doaj +3 more sources
Dual-IS: Instruction Set Modality for Efficient Instruction Level Parallelism [PDF]
, 2022 Exploiting instruction level parallelism (ILP) is a widely used method for increasing performance of processors. While traditional very long instruction word (VLIW) processors can exploit ILP energy-efficiently thanks to static instruction scheduling, they suffer from bad code density with serial parts that cannot utilize the multi-issue capabilities ...
Kari Hepola +2 more
openalex +3 more sources
Topic 7: Parallel Computer Architecture and Instruction Level Parallelism [PDF]
, 2006 Peer ...
Eduard Ayguadé +3 more
openalex +5 more sources
Increasing Instruction-Level Parallelism with Instruction Precomputation [PDF]
, 2002 Value reuse improves a processor’s performance by dynamically caching the results of previous instructions and reusing those results to bypass the execution of future instructions that have the same opcode and input operands. However, continually replacing the least recently used entries could eventually fill the value reuse table with instructions ...
Joshua J. Yi +2 more
openalex +4 more sources
Instruction-level parallelism in Prolog [PDF]
Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92, 1992 The demand of increasing computation power for symbolic processing has given a strong impulse to the development of ASICs dedicated to the execution of prolog. Unlike past microcoded implementation based on the Warren machine model, novel trends in high performance Prolog processors suggest the implementation of RISC-based processors committed to ...
Alessandro De Gloria, Paolo Faraboschi
+7 more sources
Limits of instruction-level parallelism [PDF]
Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV, 1991 Growing interest in ambitious multiple-issue machines and heavilypipelined machines requires a careful examination of how much instructionlevel parallelism exists in typical programs. Such an examination is complicated by the wide variety of hardware and software techniques for increasing the parallelism that can be exploited, including branch ...
David W. Wall
openalex +3 more sources
Exploiting instruction- and data-level parallelism [PDF]
IEEE Micro, 1997 Simultaneous multithreaded vector architectures combine the best of data-level and instruction-level parallelism and perform better than either approach could separately. Our design achieves performance equivalent to executing 15 to 26 scalar instructions/cycle for numerical applications.
Roger Espasa, Mateo Valero
openalex +5 more sources
Instructional Level Parallelism
, 2019 This paper is a review of the developments in Instruction level parallelism. It takes into account all the changes made in speeding up the execution. The various drawbacks and dependencies due to pipelining are discussed and various solutions to overcome them are also incorporated.
Taposh Dutta-Roy
openalex +4 more sources
Limits of Instruction-Level Parallelism Capture
Procedia Computer Science, 2013 AbstractWe analyse the capacity of different running models to benefit from the Instruction-Level Parallelism (ILP). First, we show where the locks to the capture of distant ILP reside. We show that i) fetching in parallel, ii) renaming memory references and iii) removing parasitic true dependencies on the stack management are the keys to capture ...
Bernard Goossens, David Parello
openalex +3 more sources
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading [PDF]
ACM Transactions on Computer Systems, 1997 To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a single program in a single cycle. Multiprocessors (MP) exploit TLP by executing different threads in
Jack Lo +5 more
openalex +3 more sources