Results 11 to 20 of about 46,626 (281)
Instructional Level Parallelism [PDF]
, 2019 This paper is a review of the developments in Instruction level parallelism. It takes into account all the changes made in speeding up the execution. The various drawbacks and dependencies due to pipelining are discussed and various solutions to overcome them are also incorporated.
Taposh Dutta-Roy
openalex +3 more sources
Limits of Instruction-Level Parallelism Capture
Procedia Computer Science, 2013 AbstractWe analyse the capacity of different running models to benefit from the Instruction-Level Parallelism (ILP). First, we show where the locks to the capture of distant ILP reside. We show that i) fetching in parallel, ii) renaming memory references and iii) removing parasitic true dependencies on the stack management are the keys to capture ...
Bernard Goossens, David Parello
openalex +2 more sources
Topic 7: Parallel Computer Architecture and Instruction Level Parallelism [PDF]
, 2006 Peer ...
Eduard Ayguadé +3 more
openalex +4 more sources
Topic 8 Parallel Computer Architecture and Instruction-Level Parallelism [PDF]
, 2003 Parallel computer architecture and instruction-level parallelism are hot topics at Euro-Par conferences, since these techniques are present in most contemporary computing systems. At Euro-Par 2003, 18 papers were submitted to the topic, from which 1 distinguished, 4 regular and 4 short papers were accepted.
Stamatis Vassiliadis +3 more
openalex +2 more sources
Limits of instruction-level parallelism [PDF]
Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV, 1991 Growing interest in ambitious multiple-issue machines and heavilypipelined machines requires a careful examination of how much instructionlevel parallelism exists in typical programs. Such an examination is complicated by the wide variety of hardware and software techniques for increasing the parallelism that can be exploited, including branch ...
David W. Wall
openalex +2 more sources
An efficient global resource constrained technique for exploiting instruction level parallelism [PDF]
, 1992 A new Global Resource-constrained Percolation (GRiP) scheduling technique is presented for exploiting instruction level parallelism. Other techniques that have been proposed either have been prohibitively expensive in terms of computation or have limited
Alexandru Nicolau, Steven Novack
openalex +3 more sources
Exploiting Thread-Level and Instruction-Level Parallelism to Cluster Mass Spectrometry Data using Multicore Architectures. [PDF]
Netw Model Anal Health Inform Bioinform, 2014 Saeed F +3 more
europepmc +3 more sources
Instruction-Level Parallelism and Uniprocessor Architecture [PDF]
, 1999 Research in Instruction-Level Parallelism (ILP) is concerned with architectural innovations in the processor to expose parallelism between the execution of instructions. Of course, the relationship with the research on the memory hierarchy and on compiler optimisation techniques is very strong.
Pascal Sainrat, Mateo Valero
openalex +2 more sources
ConvAix: An Application-Specific Instruction-Set Processor for the Efficient Acceleration of CNNs
IEEE Open Journal of Circuits and Systems, 2021 ConvAix is an application-specific instruction-set processor (ASIP) that enables the energy-efficient processing of convolutional neural networks (CNNs) while retaining substantial flexibility through its instruction-set architecture (ISA) based design ...
Andreas Bytyn +2 more
doaj +1 more source