Results 231 to 240 of about 45,362 (262)
Some of the next articles are maybe not open access.
Exploiting instruction level parallelism with the DS architecture
Proceedings of the 1996 ICPP Workshop on Challenges for Parallel Processing, 2002A new architecture, DS, for exploiting instruction level parallelism is proposed in this paper. DS splits the program into two instruction substreams with the dominant one navigating the control flow and the subsidiary one carrying out the rest of the computational task.
G.B. Adam, Yinong Zhang
openaire +2 more sources
Instruction-Level Parallelism and Computer Architecture
2001The papers presented in this combined topic consider issues related to the broad theme of computer architecture research. The program reflects the current emphasis of research on the exploitation of instruction-level parallelism and thread-level parallelism, with the papers presented covering several important aspects on both approaches: branch ...
Guang R. Gao +7 more
openaire +2 more sources
A superscalar architecture to exploit instruction level parallelism
Microprocessors and Microsystems, 1997Abstract If a high-performance superscalar processor is to realise its full potential, the compiler must re-order or schedule the object code at compile time. This scheduling creates groups of adjacent instructions that are independent and which therefore can be issued and executed in parallel at run time.
Bruce Christianson +4 more
openaire +2 more sources
A Study of Techniques to Increase Instruction Level Parallelisms
Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control, 2018Instruction Level Parallelism (ILP) is the number of instructions that can be executed in simultaneously a program in a clock cycle. The microprocessors exploit ILP by means of several techniques that have been implemented in the last decades and according to the advances that have been obtained in hardware, this survey presents the different ...
Michael Opoku Agyeman +1 more
openaire +2 more sources
Topic 8: Parallel Computer Architecture and Instruction-Level Parallelism
2004Parallel architecture design and ILP architectures are important topics at the core of every parallel system, affecting the total system performance in fundamental ways. Instruction-Level Parallelism has for decades represented a foremost performance booster of leading edge computing systems.
Wolfgang Karl +3 more
openaire +2 more sources
Combining optimization for cache and instruction-level parallelism
Proceedings of the 1996 Conference on Parallel Architectures and Compilation Technique, 2002Current architectural trends in instruction-level parallelism (ILP) have significantly increased the computational power of microprocessors. As a result, the demands on the memory system have increased dramatically. Not only do compilers need to be concerned with finding ILP to utilize machine resources effectively, but they also need to be concerned ...
openaire +2 more sources
Reconfigurable Instruction-Level Parallel Processor Architecture
2003This paper proposes an instruction-level parallel (ILP) processor with architecture reconfigurability. The processor can employ the optimal architecture to applications without loosing generality. Instruction-level parallelism is achieved by expanding the number of PUs depending on its load. Required features of reconfigurable hardware devices for such
Toshiyuki Ito +4 more
openaire +2 more sources
Parallelism of intestinal secretory IgA shapes functional microbial fitness
Nature, 2021Tim Rollenske +2 more
exaly
Genome-wide parallelism underlies contemporary adaptation in urban lizards
Proceedings of the National Academy of Sciences of the United States of America, 2023Shane C Campbell-Staton +2 more
exaly
Intercontinental genomic parallelism in multiple three-spined stickleback adaptive radiations
Nature Ecology and Evolution, 2020Isabel Santos Magalhaes +2 more
exaly