Results 291 to 300 of about 543,794 (329)
Distal Ulna Temporary Epiphysiodesis With a Surgeon-Made Staple. [PDF]
J Hand Surg Glob OnlineFishman FG, Walsh D, Van Heest AE.
europepmc +1 more source
Reusable multicriteria decision model to evaluate the integrated sustainability impacts of different alternatives of dietary substitutions. [PDF]
PLoS OnePires SM +9 more
europepmc +1 more source
False and partial Eisenstein-type series related to unimodal sequences. [PDF]
Res Math SciBringmann K, Pandey BV, van Ittersum JW.
europepmc +1 more source
Lithium Isotopic Analysis of Spodumene by Secondary Ion Mass Spectrometry. [PDF]
Rapid Commun Mass SpectromSharpe R, Fayek M, Luo JC.
europepmc +1 more source
Some of the next articles are maybe not open access.
Related searches:
Related searches:
IEEE Transactions on Computers, 1970
A number of schemes for implementing a fast multiplier are presented and compared on the basis of speed, complexity, and cost. A parallel multiplier designed using the carry-save scheme and constructed from 74 series integrated circuits is described. This multiplier multiplies 10-bit by 12-bit binary numbers with a worst- case multiplication time of ...
Ali Habibi, Paul A. Wintz
openaire +1 more source
A number of schemes for implementing a fast multiplier are presented and compared on the basis of speed, complexity, and cost. A parallel multiplier designed using the carry-save scheme and constructed from 74 series integrated circuits is described. This multiplier multiplies 10-bit by 12-bit binary numbers with a worst- case multiplication time of ...
Ali Habibi, Paul A. Wintz
openaire +1 more source
[1992] Proceedings of the Second Great Lakes Symposium on VLSI, 2003
This paper discusses the design and performance of an 8-bit asynchronous multiplier. Self-timed adders with carry completion signals were implemented to create the asynchronous function of the multiplier. The technique of using bi-directional adders is incorporated in the design.
Brenda Luderman, Alexander Albicki
openaire +1 more source
This paper discusses the design and performance of an 8-bit asynchronous multiplier. Self-timed adders with carry completion signals were implemented to create the asynchronous function of the multiplier. The technique of using bi-directional adders is incorporated in the design.
Brenda Luderman, Alexander Albicki
openaire +1 more source
Proceedings of the American Mathematical Society, 1979
Let A be an A*-algebra of the first kind with C*-algebra completion 9W. It is known that if A is dual then A2 is dense in A and the Banach algebras ML(A) and ML(%) of left multipliers of A and 9I are algebra isomorphic. In this note it is proved that ML(A) and ML(%) are topologically algebra isomorphic when A is an arbitrary A*-algebra of the first ...
Johnson, David L., Lahr, Charles D.
openaire +1 more source
Let A be an A*-algebra of the first kind with C*-algebra completion 9W. It is known that if A is dual then A2 is dense in A and the Banach algebras ML(A) and ML(%) of left multipliers of A and 9I are algebra isomorphic. In this note it is proved that ML(A) and ML(%) are topologically algebra isomorphic when A is an arbitrary A*-algebra of the first ...
Johnson, David L., Lahr, Charles D.
openaire +1 more source
Canadian Journal of Mathematics, 1981
A commutative Banach algebra is called symmetric if, regarded as a function algebra on its maximal ideal space, it is closed under complex conjugation. Varopoulos, [5], proved the asymmetry of the tensor algebra , where T is the unit circle. It is the object of this paper to prove the asymmetry of the Schur multipliers of the space , where m is the ...
openaire +1 more source
A commutative Banach algebra is called symmetric if, regarded as a function algebra on its maximal ideal space, it is closed under complex conjugation. Varopoulos, [5], proved the asymmetry of the tensor algebra , where T is the unit circle. It is the object of this paper to prove the asymmetry of the Schur multipliers of the space , where m is the ...
openaire +1 more source
IEEE Transactions on Electronic Computers, 1965
A new principle and circuit for the generation of the product of two variables is described in which the required result is a linear combination of readily produced secondary variables. The product of two variables can be expanded in a series in which each term is derived from the preceding one and from an auxiliary variable by linear operations and by
openaire +1 more source
A new principle and circuit for the generation of the product of two variables is described in which the required result is a linear combination of readily produced secondary variables. The product of two variables can be expanded in a series in which each term is derived from the preceding one and from an auxiliary variable by linear operations and by
openaire +1 more source