Results 151 to 160 of about 25,334 (163)
Some of the next articles are maybe not open access.
Energy and area efficient hierarchy multiplier architecture based on Vedic mathematics and GDI logic
Engineering Science and Technology, an International Journal, 2017Rangaswamy Nakkeeran
exaly
Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementation
Scientific ReportsV Thamizharasan
exaly

