Results 241 to 250 of about 65,747 (300)
Some of the next articles are maybe not open access.
2024 Asia Pacific Conference on Innovation in Technology (APCIT)
Abstract of US2006164137 A phase locked loop comprising a phase detector ( 100 ) for determining a phase difference between a reference signal (Ref) and mutually phase shifted signals (I, Q) to generate frequency control signals (U, D), the phase detector ( 100 ) comprising: means ( 10 ) for obtaining a first one of said frequency control signals (U, D)
van de Beek, R.C.H. +3 more
+4 more sources
Abstract of US2006164137 A phase locked loop comprising a phase detector ( 100 ) for determining a phase difference between a reference signal (Ref) and mutually phase shifted signals (I, Q) to generate frequency control signals (U, D), the phase detector ( 100 ) comprising: means ( 10 ) for obtaining a first one of said frequency control signals (U, D)
van de Beek, R.C.H. +3 more
+4 more sources
Lock Detection in Phase-Locked Loops
SIAM Journal on Applied Mathematics, 1992The phase quadrature lock detector is used extensively to detect phase lock in phase-locked loops (PLLs). However, this lock detector's relationship to PLL closed-loop dynamics has never been established. A new theory is presented, which accomplishes this for a specified class of PLLs.
openaire +2 more sources
Proceedings of the IEEE, 1975
A phase locked loop, (PLL), is basically a closed loop feedback system, the action of which is to lock or synchronise the frequency of a controlled oscillator to that of an incoming signal. Phase lock principles are by no means new, synchronous reception of radio signals using PLL techniques was described as early as 1932.
openaire +2 more sources
A phase locked loop, (PLL), is basically a closed loop feedback system, the action of which is to lock or synchronise the frequency of a controlled oscillator to that of an incoming signal. Phase lock principles are by no means new, synchronous reception of radio signals using PLL techniques was described as early as 1932.
openaire +2 more sources
Synchronizers based on carrier phase lock Loop and on symbol phase lock loop
2008 15th IEEE International Conference on Electronics, Circuits and Systems, 2008The symbol synchronizer recoveries the clock and after, with it, samples and retimes the data. We present two synchronizer groups, the first based on filter with carrier phase lock loop (CPLL) and the second based on symbol phase lock loop (SPLL). Each group has four prototypes namely the analog, the hybrid, the combinational and the sequential.
Reis, A.D. +3 more
openaire +2 more sources
1991
A phase-locked loop (PLL) is an electronic system which synchronizes an internal oscillator, in frequency and phase, with an external signal. As brought out below, the PLL is extremely useful for signal processing and signal synthesis [41]. PLLs have been used extensively in the electronic tuning of radios and in the signal processing within TVs. Today,
Donald O. Pederson, Kartikeya Mayaram
openaire +2 more sources
A phase-locked loop (PLL) is an electronic system which synchronizes an internal oscillator, in frequency and phase, with an external signal. As brought out below, the PLL is extremely useful for signal processing and signal synthesis [41]. PLLs have been used extensively in the electronic tuning of radios and in the signal processing within TVs. Today,
Donald O. Pederson, Kartikeya Mayaram
openaire +2 more sources
2018 IEEE Energy Conversion Congress and Exposition (ECCE), 2018
This paper proposes a new form of phase-locked loop (PLL) for improved synchronization of three-phase power converters with the grid, including applications operating at low ratios of sampling-to-fundamental frequency. First, a linear phase detector (PD) concept is introduced, enabling the construction of a new linear PLL (L-PLL).
Vlatko Miskovic +4 more
openaire +1 more source
This paper proposes a new form of phase-locked loop (PLL) for improved synchronization of three-phase power converters with the grid, including applications operating at low ratios of sampling-to-fundamental frequency. First, a linear phase detector (PD) concept is introduced, enabling the construction of a new linear PLL (L-PLL).
Vlatko Miskovic +4 more
openaire +1 more source
2012
Arguably the most important circuit in modern electronics is a PLL. A PLL is embedded into virtually every piece of modern electronic equipment: computers, wireless communication systems, and test equipment, to name a few. What is more, each of the subsystem blocks inside these systems may contain their own PLL sub-circuit manufactured in an IC ...
openaire +1 more source
Arguably the most important circuit in modern electronics is a PLL. A PLL is embedded into virtually every piece of modern electronic equipment: computers, wireless communication systems, and test equipment, to name a few. What is more, each of the subsystem blocks inside these systems may contain their own PLL sub-circuit manufactured in an IC ...
openaire +1 more source
2002
In this chapter we describe an important electronic circuit, the phase-locked loop (PLL). We first investigate the circuit’s dynamics without and with random perturbations, but in the absence of external forcing. Then we analyze the response of the circuit to noisy external signals, and we describe a method for extracting signals from the result.
Anatoli V. Skorokhod +2 more
openaire +1 more source
In this chapter we describe an important electronic circuit, the phase-locked loop (PLL). We first investigate the circuit’s dynamics without and with random perturbations, but in the absence of external forcing. Then we analyze the response of the circuit to noisy external signals, and we describe a method for extracting signals from the result.
Anatoli V. Skorokhod +2 more
openaire +1 more source
ICASSP '78. IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005
This paper deals with the design, construction and evaluation of a Digital Phase-Locked Loop. An exclusive OR gate serves as a linear phase detector. The integrator consists of a cascade of up/down decade counters. The D.C. value of each cycle from the phase detector is measured and accumulated. The rate of integration is determined by the clock input.
C. Reddy, E. Fountain
openaire +1 more source
This paper deals with the design, construction and evaluation of a Digital Phase-Locked Loop. An exclusive OR gate serves as a linear phase detector. The integrator consists of a cascade of up/down decade counters. The D.C. value of each cycle from the phase detector is measured and accumulated. The rate of integration is determined by the clock input.
C. Reddy, E. Fountain
openaire +1 more source