Results 251 to 260 of about 65,747 (300)
Some of the next articles are maybe not open access.
Novel phase-locked loops with enhanced locking capabilities
Proceedings of the 2002 American Control Conference (IEEE Cat. No.CH37301), 2001In the paper, a novel phase-locked loop (PLL) is introduced. The proposed PLL, denoted by NPLL, is similar to the standard PLL except that it incorporates a nonlinear element and a low pass filter in its loop. The NPLL outperforms the standard PLL: (i) it has a large acquisition range, i.e., it can achieve locking in situations where the standard PLL ...
openaire +1 more source
2015
One of the most challenging tasks in analog circuit design is to adapt a functional block to ever-new CMOS process technologies. For digital circuits, the number of gates per square milimeter approximately doubles per chip generation. Integration of analog parts in recent deep submicron technologies is much more difficult and additionally complicated ...
Basab Bijoy Purkayastha +1 more
openaire +1 more source
One of the most challenging tasks in analog circuit design is to adapt a functional block to ever-new CMOS process technologies. For digital circuits, the number of gates per square milimeter approximately doubles per chip generation. Integration of analog parts in recent deep submicron technologies is much more difficult and additionally complicated ...
Basab Bijoy Purkayastha +1 more
openaire +1 more source
IETE Journal of Education, 2011
AbstractThe paper describes the phase locked loop (PLL) in detail. Emphasis is on Digital Phase Locked loops (DPLL) and All-Digital Phase Locked Loops (ADPLL). Important parameters of the PLLs are described. Different sub-blocks of DPLL and ADPLL are described and discussed in detail. An example design of ADPLL is also discussed.
openaire +1 more source
AbstractThe paper describes the phase locked loop (PLL) in detail. Emphasis is on Digital Phase Locked loops (DPLL) and All-Digital Phase Locked Loops (ADPLL). Important parameters of the PLLs are described. Different sub-blocks of DPLL and ADPLL are described and discussed in detail. An example design of ADPLL is also discussed.
openaire +1 more source
IEE Colloquium on Phase Lock Loops: Theory and Practice, 1999
This paper discusses the design and implementation of a current-mode phase-locked loop (PLL) using translinear and log-domain circuits. The paper illustrates the use of 'log-domain state space' design equations for both the synthesis and analysis of the log-domain sub-circuits within the complete PLL architecture.
openaire +1 more source
This paper discusses the design and implementation of a current-mode phase-locked loop (PLL) using translinear and log-domain circuits. The paper illustrates the use of 'log-domain state space' design equations for both the synthesis and analysis of the log-domain sub-circuits within the complete PLL architecture.
openaire +1 more source
Planning for post‐pandemic cancer care delivery: Recovery or opportunity for redesign?
Ca-A Cancer Journal for Clinicians, 2021Pelin Cinar +2 more
exaly
Phase transitions in 2D materials
Nature Reviews Materials, 2021Wenbin Li, Xiaofeng Qian, Ju Li
exaly
2003
A phase-locked loop circuit has an output amplifier (27) and a main feedback path from the output of the output amplifier (27). A subsidiary feedback path is provided directly from the output of the circuit's VCO (32). At the start of operation, the output amplifier (27) is disabled and the subsidiary feedback path is used until lock is achieved.
NOKIA CORP, MIDTGAARD JACOB, BAGGER OLUF
openaire +1 more source
A phase-locked loop circuit has an output amplifier (27) and a main feedback path from the output of the output amplifier (27). A subsidiary feedback path is provided directly from the output of the circuit's VCO (32). At the start of operation, the output amplifier (27) is disabled and the subsidiary feedback path is used until lock is achieved.
NOKIA CORP, MIDTGAARD JACOB, BAGGER OLUF
openaire +1 more source