Results 241 to 250 of about 432,257 (295)
Some of the next articles are maybe not open access.
IEEE Transactions on Computers, 1996
Summary: A well-known scheme for obtaining high throughput adders is a pipeline in which each stage contains an array of half-adders performing a carry-save addition. This paper shows that other schemes can be designed, based on the idea of pipelining a serial-input adder or a ripple-carry adder.
L. Dadda, V. Piuri
openaire +1 more source
Summary: A well-known scheme for obtaining high throughput adders is a pipeline in which each stage contains an array of half-adders performing a carry-save addition. This paper shows that other schemes can be designed, based on the idea of pipelining a serial-input adder or a ripple-carry adder.
L. Dadda, V. Piuri
openaire +1 more source
ACM Computing Surveys, 1977
Pipelined computer architecture has received considerable attention since the 1960s when the need for faster and more cost-effective systems became critical. The merit of pipelining is that it can help to match the speeds of various subsystems without duplicating the cost of the entire system involved.
C. V. Ramamoorthy, Hon Fung Li
openaire +2 more sources
Pipelined computer architecture has received considerable attention since the 1960s when the need for faster and more cost-effective systems became critical. The merit of pipelining is that it can help to match the speeds of various subsystems without duplicating the cost of the entire system involved.
C. V. Ramamoorthy, Hon Fung Li
openaire +2 more sources
Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures - SPAA '97, 1997
zbMATH Open Web Interface contents unavailable due to conflicting licenses.
Guy E. Blelloch, Margaret Reid-Miller
openaire +1 more source
zbMATH Open Web Interface contents unavailable due to conflicting licenses.
Guy E. Blelloch, Margaret Reid-Miller
openaire +1 more source
De-pipeline a software-pipelined loop
2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)., 2003Software pipelining is a loop optimization technique that has been widely implemented in modem optimizing compilers. In order to utilize fully the instruction level parallelism of the recent VLIW DSP processors, DSP programs have to be optimized by software pipelining.
Bogong Su +3 more
openaire +1 more source
Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, 2007
Pipeline Spectroscopy is a new technique that allows us to measure the cost of each cache miss. The cost of a miss is displayed (graphed) as a histogram, which represents a precise readout showing a detailed visualization of the cost of each cache miss throughout all levels of the memory hierarchy.
Thomas R. Puzak +4 more
openaire +1 more source
Pipeline Spectroscopy is a new technique that allows us to measure the cost of each cache miss. The cost of a miss is displayed (graphed) as a histogram, which represents a precise readout showing a detailed visualization of the cost of each cache miss throughout all levels of the memory hierarchy.
Thomas R. Puzak +4 more
openaire +1 more source