Results 301 to 310 of about 179,155 (337)
Some of the next articles are maybe not open access.
Preparation of PLL-PEG-PLL and its application to DNA encapsulation
Science in China Series B: Chemistry, 2006PLL-PEG-PLL was synthesized by deprotection of the amino group of PLL(Z)-PEG-PLL(Z). The properties of the polyion complex (PIC) micelles comprising of PLL-PEG-PLL and DNA were investigated. The results showed that the core of PIC was formed by PLL and DNA through electrostatic interactions, and PEG was shell of PIC, so PIC micelles in aqueous medium ...
Zigang Yang +5 more
openaire +1 more source
IEEE Journal of Emerging and Selected Topics in Power Electronics, 2018
For three-phase LCL-type grid-connected converter, when it is attached to weak grid, current control interacts with phase-locked loop (PLL) via point of common coupling voltage.
Shiying Zhou +6 more
semanticscholar +1 more source
For three-phase LCL-type grid-connected converter, when it is attached to weak grid, current control interacts with phase-locked loop (PLL) via point of common coupling voltage.
Shiying Zhou +6 more
semanticscholar +1 more source
Hybrid PLL architectures and implementations
2018 IEEE Custom Integrated Circuits Conference (CICC), 2018SSCS Webinar ...
openaire +1 more source
IEICE Transactions on Electronics, 2005
This paper discusses performance prediction of clock generation PLLs using a ring oscillator based VCO (RingVCO) and an LC oscillator based VCO (LCVCO). For clock generation, we generally design PLLs using RingVCOs because of their superiority in tunable frequency range, chip area and power consumption, in spite of their poor noise characteristics.
openaire +1 more source
This paper discusses performance prediction of clock generation PLLs using a ring oscillator based VCO (RingVCO) and an LC oscillator based VCO (LCVCO). For clock generation, we generally design PLLs using RingVCOs because of their superiority in tunable frequency range, chip area and power consumption, in spite of their poor noise characteristics.
openaire +1 more source
Dtc-based pll and method for operating the dtc-based pll
2018The disclosure provides a phase locked loop, PLL, for phase locking an output signal to a reference signal. The PLL comprises a reference path providing the reference signal to a first input of a phase detector, a feedback loop providing the output signal of the PLL as a feedback signal to a second input of the phase detector, a controllable oscillator
Markulic, Nereo +2 more
openaire +2 more sources
PLL Synchronization Stability of Grid-Connected Multiconverter Systems
IEEE transactions on industry applications, 2021Xiuqiang He, H. Geng
semanticscholar +1 more source
2020
As CMOS technology scaling advances, traditional analog circuits have moved toward digital -intensive or all -digital designs during the past few years. While taking advantage of digital circuits in scaled complementary metal -oxide -semiconductor (CMOS) technology, digital -intensive or all -digital designs still cannot be absorbed in advanced design ...
openaire +1 more source
As CMOS technology scaling advances, traditional analog circuits have moved toward digital -intensive or all -digital designs during the past few years. While taking advantage of digital circuits in scaled complementary metal -oxide -semiconductor (CMOS) technology, digital -intensive or all -digital designs still cannot be absorbed in advanced design ...
openaire +1 more source