Results 271 to 280 of about 18,777,208 (356)
Power Efficient Processor Architecture and The Cell Processor [PDF]
11th International Symposium on High-Performance Computer Architecture, 2005 This paper provides a background and rationale for some of the architecture and design decisions in the cell processor, a processor optimized for compute-intensive and broadband rich media applications, jointly developed by Sony Group, Toshiba, and IBM. The paper discusses some of the challenges microprocessor designers face and provides motivation for
H. P. Hofstee
openaire +2 more sources
Some of the next articles are maybe not open access.
Related searches:
Related searches:
A Next-Generation Cryogenic Processor Architecture
IEEE Micro, 2021Cryogenic computing can achieve high performance and power efficiency by dramatically reducing the device’s leakage power and wire resistance at low temperatures.
Ilkwon Byun +4 more
semanticscholar +1 more source
CryoCore: A Fast and Dense Processor Architecture for Cryogenic Computing
International Symposium on Computer Architecture, 2020Cryogenic computing can achieve high performance and power efficiency by dramatically reducing the device’s leakage power and wire resistance at low temperatures. Recent advances towards cryogenic computing focus on developing cryogenic-optimal cache and
Ilkwon Byun +4 more
semanticscholar +1 more source
Architecture of an mRNA processor [PDF]
Science, 2020 Structural Biology The 3′-end processing of the three major classes of RNA polymerase II transcripts in metazoan cells—polyadenylated messenger RNAs (mRNAs), histone mRNAs, and small nuclear RNAs (snRNAs)—requires three distinct machineries that share common features. Sun et al.
openaire +1 more source
Principles of Secure Processor Architecture Design
Synthesis Lectures on Computer Architecture, 2018With growing interest in computer security and the protection of the code and data which execute on commodity computers, the amount of hardware security features in today's processors has increased significantly over the recent years.
Jakub Szefer
semanticscholar +1 more source
Multimedia processor architecture
Proceedings. IEEE International Conference on Multimedia Computing and Systems (Cat. No.98TB100241), 2002The paper describes trends in the development of multimedia processor architecture that may be predicted on the basis of the availability of an ASIC with 10s of millions of gates. Multimedia processing based upon multi granular parallelism for diverse media needs supercomputing power for multi threaded, process level execution. Due to the appearance of
William L. Martens, T. Ikedo
openaire +2 more sources
A processor architecture for Horizon [PDF]
Proceedings. SUPERCOMPUTING '88, 2003 Horizon is a scalable shared-memory Multiple Instruction stream - Multiple Data stream (MIMD) computer architecture independently under study at the Supercomputing Research Center (SRC) and Tera Computer Company. It is composed of a few hundred identical scalar processors and a comparable number of memories, sparsely embedded in a three-dimensional ...
M. R. Thistle, Burton Smith
openaire +2 more sources
Computer, 1981
Today's array processors provide a cost-effective tool for increasing the speed at which highly computation-bound processing jobs can be carried out. They are maturing and expanding with greatly improved hardware and software—improvements that are primarily a result of the accumulated experience of the vendors and users of these machines.
openaire +2 more sources
Today's array processors provide a cost-effective tool for increasing the speed at which highly computation-bound processing jobs can be carried out. They are maturing and expanding with greatly improved hardware and software—improvements that are primarily a result of the accumulated experience of the vendors and users of these machines.
openaire +2 more sources
Embedded Processor Architectures
2021Improvements in semiconductor technology enabled smaller feature sizes, better clock speeds, and high performance. Improvements in computer architectures were enabled by RISC architectures and efficient high-level language compilers. Together, we have enabled customized computer architectures from system-on-hips to powerful GPUs and high-performance ...
openaire +2 more sources