Results 241 to 250 of about 476,676 (296)
Some of the next articles are maybe not open access.

A resilience roadmap

2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010
Technology scaling has an increasing impact on the resilience of CMOS circuits. This outcome is the result of (a) increasing sensitivity to various intrinsic and extrinsic noise sources as circuits shrink, and (b) a corresponding increase in parametric variability causing behavior similar to what would be expected with hard (topological) faults.
Sani R. Nassif, Nikil Mehta, Yu Cao 0001
openaire   +1 more source

Home - About - Disclaimer - Privacy