Results 191 to 200 of about 582,151 (290)

Automatic sequence identification in multicentric prostate multiparametric MRI datasets for clinical machine-learning. [PDF]

Insights Imaging
de Almeida JG, Verde ASC, Bilreiro C, Santiago I, Ip J, Tsiknakis M, Marias K, Regge D, Matos C, Papanikolaou N, ProCAncer-I.   +10 more
europepmc   +1 more source

Mitigating banding artifacts in balanced steady-state free precession using parallel transmission in a single acquisition. [PDF]

Magn Reson Med
Wu CY, Jin J, Barth M, Cloos MA.
europepmc   +1 more source

A Low-Power Complementary Metal-Oxide-Semiconductor Receiver with Quadrature Bandpass Continuous-Time Delta-Sigma Analog-to-Digital Converter for IoT Applications. [PDF]

Sensors (Basel)
Kim NS.
europepmc   +1 more source

Antibody-drug conjugates in cancer therapy: current landscape, challenges, and future directions. [PDF]

Mol Cancer
Chen B, Zheng X, Wu J, Chen G, Yu J, Xu Y, Wu WKK, Tse GMK, To KF, Kang W.   +9 more
europepmc   +1 more source

Some of the next articles are maybe not open access.

Related searches:

A Bandwidth-Adaptive Pipelined SAR ADC With Three-Stage Cascoded Floating Inverter Amplifier

IEEE Journal of Solid-State Circuits, 2023
This article presents a bandwidth-adaptive pipelined successive approximation register (SAR) analog-to-digital converter (ADC) with a cascoded floating inverter amplifier (FIA). The proposed amplifier embeds a high-gain three-stage FIA in the closed-loop
Xiyuan Tang, Xiangxing Yang, Jiaxin Liu, Zongnan Wang, Wei Shi, D. Pan, Nan Sun   +6 more
semanticscholar   +1 more source

Low-Power SAR ADC Design: Overview and Survey of State-of-the-Art Techniques

IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2022
This paper presents an overview for low-power successive approximation register (SAR) analog-to-digital converters (ADCs). It covers the operation principle, error analysis, and practical design issues.
Xiyuan Tang, Jiaxin Liu, Yi Shen, Shaolan Li, Linxiao Shen, A. Sanyal, Kareem Ragab, Nan Sun   +7 more
semanticscholar   +1 more source

Capacitor Mismatch Calibration of a 16-Bit SAR ADC Using Optimized Segmentation and Shuffling Scheme

IEEE Transactions on Circuits and Systems - II - Express Briefs, 2023
This brief presents a 16-bit successive approximation register (SAR) analog-to-digital converter (ADC) with input- signal-independent background calibration. A serial double conversion (SDC) method with second MSB decisions skipped is proposed to perform
Zihao Du, Bingbing Yao, Wenli Xu, Xiaopan Wang, Hui Hu, Lei Qiu   +5 more
semanticscholar   +1 more source

A 10-mW 10-ENoB 1-GS/s Ring-Amp-Based Pipelined TI-SAR ADC With Split MDAC and Switched Reference Decoupling Capacitor

IEEE Journal of Solid-State Circuits, 2023
This article presents a 12-bit 1-GS/s ring-amp-based analog-to-digital converter (ADC) with a pipelined and time-interleaved successive approximation register (TI-SAR) hybrid architecture.
Mingtao Zhan, Lu Jie, Yi Zhong, Nan Sun
semanticscholar   +1 more source