Results 161 to 170 of about 6,132 (187)
Some of the next articles are maybe not open access.

Transaction-Level Power Modeling Methodology

2019
In this chapter, Transaction-Level Power Modeling (TLPM) methodology is proposed for dynamic power estimation using TLM. The TLPM methodology is qualified to be easily implemented using industrial flows since it utilizes commercial tools. TLPM is performed in two stages: characterization and implementation.
Amr Baher Darwish   +2 more
openaire   +1 more source

Transaction Level Power Modeling (TLPM) Methodology

2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), 2016
Power consumption is key specification in electronic design. Evaluating power consumption at early phase of product life cycle is important to decrease the number of the expensive design iterations. A methodology is proposed in this paper for dynamic power estimation using Transaction Level Modeling (TLM).
Amr B. Darwish   +2 more
openaire   +1 more source

Behavioral and Transaction Level Modeling

2004
This chapter defines Transaction Level Modeling (TLM) as an adjunct to behavioral modeling. The chapter explains how TLM can be used, and shows how SystemVerilog is suited to TLM.
Stuart Sutherland   +2 more
openaire   +1 more source

Exploring SW performance using SoC transaction-level modeling

2003 Design, Automation and Test in Europe Conference and Exhibition, 2003
This paper presents VISTA, a new methodology and tool dedicated to analyse system level performance by executing full-scale SW application code on a transaction-level model of the SoC platform. The SoC provider provides a cycle-accurate functional model of the SoC architecture using the basic SystemC Transaction Level Modeling (TLM) components provided
Imed Moussa   +2 more
openaire   +1 more source

Transaction-Level Modeling

2009
The process of designing an electronic system involves taking abstract ideas and successively replacing the abstractions with concrete details until you reach a representation that can be manufactured in silicon. Since the advent of the digital integrated circuit, the electronic design community has carefully defined and codified abstractions ...
openaire   +1 more source

STBus transaction level models using SystemC2.0

Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004., 2005
SystemC 2.0 facilitates the development of transaction level models (TLM) that are models of the hardware system components at a high level of abstraction. System architects can quickly develop these models and be ready with an executable specification of the hardware blocks as soon as the initial functional specifications of the system are decided. In
H. Boussetta   +3 more
openaire   +1 more source

System structure template based transaction level modeling

2011 Chinese Control and Decision Conference (CCDC), 2011
In the field of SoC hardware/software co-design and electric system level design, architecture modeling is the basis of SoC high level mapping. This paper considers a novel transaction level modeling approach for various SoC architectures and design purpose.
Dawei Wang, Yingde Ye, Sikun Li
openaire   +1 more source

Combinatorial Dependencies in Transaction Level Models

2008
Transaction-level modeling (TLM) allows for the design of virtual prototypes, providing considerably faster simulation speed than RTL models. But combinatorial dependencies are often inexactly modeled in terms of cycle accuracy, leading to imprecise simulation results. If, however, precise results are desired, additional coding and simulation effort is
Robert Guenzel   +2 more
openaire   +1 more source

Transaction Level Modeling of IEEE 802.11 System

2005 IEEE International Symposium on Circuits and Systems, 2005
In the paper, we introduce a TLM (transaction level modeling) methodology focusing on IEEE 802.11 WLAN as a derivative system. Decomposing the entire system into several computation components, we analyzed the property of each transaction, resulting in the TLM.
null Jin Lee, null Sin-Chong Park
openaire   +1 more source

Reactivity in SystemC Transaction-Level Models

2008
SystemC is a popular language used in modeling systemonchip implementations. To support this task at a high level of abstraction, transaction-level modeling (TLM) libraries have been recently developped. While TLM libraries are useful, it is difficult to capture the reactive nature of certain transactions with the constructs currently available in the ...
Frederic Doucet   +4 more
openaire   +1 more source

Home - About - Disclaimer - Privacy