Lower-Order Compensation Chain Threshold-Reduction Technique for Multi-Stage Voltage Multipliers [PDF]
Sensors, 2018 This paper presents a novel threshold-compensation technique for multi-stage voltage multipliers employed in low power applications such as passive and autonomous wireless sensing nodes (WSNs) powered by energy harvesters.
Francesco Dell’ Anna +6 more
doaj +2 more sources
Design of low power and high speed approximate multipliers utilizing current mode 4 to 2 compressors based on CNTFET technology [PDF]
Scientific ReportsThe main objective of this paper is to design low-power, high-speed approximation multipliers suitable for fault-tolerant applications in image and signal processing, aiming to minimize hardware cost, power consumption, and latency while maintaining ...
Pegah Foroutan, Keivan Navi
doaj +2 more sources
Optimized NCFET-based approximate multiplier for energy-aware image applications [PDF]
Scientific ReportsApplications for multimedia at high speeds has driven the need for error-resilient circuits that trade-off with accuracy while enhancing performance.
Mamidipaka B. R. Srinivas +1 more
doaj +2 more sources
3-V Input, 70-V Output, Fully Integrated Hybrid Charge Pump
IEEE Access, 2022 A novel integrated-circuit charge-pump (CP) voltage multiplier conceived for high multiplying factors is proposed. The solution exploits a mixed architecture which merges both Cockcroft-Walton and Dickson topologies, by using on-chip 12-V poly-poly ...
Francesco Pulvirenti
doaj +1 more source
Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits [PDF]
E3S Web of Conferences, 2023 Multiple valued logic (MVL) can represent an exponentially higher number of data/information compared to the binary logic for the same number of logic bits.
C. Venkataiah +6 more
doaj +1 more source
Novel Lossless Positive-/Negative-Grounded Capacitance Multipliers Using VCII
Elektronika ir Elektrotechnika, 2023 In the presented research, the second-generation voltage conveyor (VCII) is used in the design of active capacitance multipliers. In this paper, three positive and one negative lossless grounded capacitance multipliers (GCMs) are designed.
Mohammad Faseehuddin +3 more
doaj +1 more source
A Charge Loss Aware Advanced Model of Dickson Voltage Multipliers
IEEE Access, 2022 In this paper an advanced and accurate model of the Dickson Voltage Multiplier (DVM) accounting for charge-loss nonidealities, like reverse and substrate currents of the charge transfer devices, is proposed.
Andrea Ballo +3 more
doaj +1 more source
Characteristics dependence of the silicon photoelectronic multipliers on temperature
Весці Нацыянальнай акадэміі навук Беларусі: Серыя фізіка-тэхнічных навук, 2021 The characteristics dependence on the ambient temperature for three types of silicon photoelectronic multipliers have been studied in this research.
I. R. Gulakov +4 more
doaj +1 more source
Весці Нацыянальнай акадэміі навук Беларусі: Серыя фізіка-тэхнічных навук, 2020 At present, silicon photoelectronic multipliers with a low voltage, high sensitivity in the visible and near infrared spectral regions, and large amplification factors are often used to record optical radiation in a wide range of intensities of the ...
M. A. Asayonak +3 more
doaj +1 more source
An approximate CNTFET 4:2 compressor based on gate diffusion input and dynamic threshold
Electronics Letters, 2021 Here, a new 4:2 approximate compressor is presented by the gate diffusion input (GDI) technique. Although GDI cells suffer from threshold voltage drop, the dynamic threshold approach and carbon nanotube field‐effect transistors are merged to overcome the
Mahmood Rafiee +3 more
doaj +1 more source