Results 11 to 20 of about 7,113 (299)
Approximate Multiplier based on Low power and reduced latency with Modified LSB design [PDF]
The devised approximation multiplier can adapt the precision and processing power needed formul triplication sat run-time based on the needs of the user. To decrease error distance, we also suggest a straight forward error compensation circuit. There are
Senthil Kumar K.K. +5 more
doaj +3 more sources
For Convolutional Neural Networks (CNNs), Depthwise Separable CNN (DSCNN) is the preferred architecture for Application Specific Integrated Circuit (ASIC) implementation on edge devices.
Jin-Jia Shang +3 more
doaj +2 more sources
A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier
Approximate computing is an emerging and effective method for reducing energy consumption in digital circuits, which is critical for energy-efficient performance improvement of edge-computing devices. In this paper, we propose a low-power DNN accelerator
Laimin Du +6 more
doaj +2 more sources
Approximate solutions of equations defined by complex spherical multiplier operators [PDF]
This paper studies, in a partial but concise manner, approximate solutions of equations defined by complex spherical multiplier operators. The approximations are from native spaces embedded in Sobolev-type spaces and derived from the use of positive ...
C. P. Oliveira
doaj +2 more sources
Approximate computing is commonly employed in applications where accuracy is not crucial and aims to enhance circuit performance when inaccurate results are not challenging. The multipliers are power-hungry, and their approximation has been the target of
Elham Esmaeili, Nabiollah Shiri
doaj +2 more sources
Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications [PDF]
The multipliers are essential components in real-time applications. Although approximation arithmetic affects the output accuracy in multipliers, it offers a realistic avenue for constructing power-, area--, and speed-efficient digital circuits.
Venkata Sudhakar Chowdam +2 more
doaj +2 more sources
Quasi delay insensitive implementation of approximate multiplication
Asynchronous quasi delay insensitive (QDI) implementation of approximate multiplication is described in this article. We consider the array multiplier architecture for a QDI implementation.
Padmanabhan Balasubramanian +1 more
doaj +1 more source
Approximation of multipliers [PDF]
We note some necessary and sufficient conditions concerning norm approximation of Fourier multipliers, and give an example to show that M
Gaudry, Garth I., Inglis, Ian R.
openaire +1 more source
Approximate θ-multipliers on Banach algebras [PDF]
We show that each approximate θ-multiplier T: A ⟶ A on without order Banach algebra A is an exact θ-multiplier, and for every approximate θ-multiplier T there corresponds a unique θ-multiplier near to T. Moreover, each mapping S: A ⟶ A which is near to θ-
Abbas Zivari-Kazempour
doaj
A High Speed Approximate Multiplier Design [PDF]
Approximate compute,as a new calculation method that effectively balances accuracy and performance,has been widely used in applications such as image processing,data mining,and multimedia technology that can tolerate a small number of computational ...
WU Dexiang, BAN Tian
doaj +1 more source

