Results 271 to 280 of about 658,829 (304)
Some of the next articles are maybe not open access.

A CMOS electrically configurable gate array

IEEE Journal of Solid-State Circuits, 1989
A CMOS electrically configurable gate array that combines the flexibility, efficiency, extendability, and performance of mask-programmed gate arrays with the convenience of user programmability is described. The implementation is facilitated by a novel two-terminal antifuse programmable element and a configurable interconnect technology.
K.A. El-Ayat   +8 more
openaire   +1 more source

2D angle and array response estimation with arbitrary array configuration

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349), 2003
Based on second-order statistics, we propose a novel method to estimate jointly the 2D angles of multiple independent sources and the corresponding array response. The method imposes no geometric constraint on the array and most of the sensors can be uncalibrated.
null Liang Jin   +2 more
openaire   +1 more source

Optimal Sensor Array Configuration in Remote Image Formation

IEEE Transactions on Image Processing, 2008
Determination of optimal sensor configuration is an important issue in many remote imaging modalities, such as tomographic and interferometric imaging. In this paper, a statistical optimality criterion is defined and a search is performed over the space of candidate sensor locations to determine the configuration that optimizes the criterion over all ...
Behzad, Sharif, Farzad, Kamalabadi
openaire   +2 more sources

TUTCA configurable logic cell array architecture

[1991] Proceedings Fourth Annual IEEE International ASIC Conference and Exhibit, 1991
A processor array architecture based on dynamically configurable logic cell array is designed to contain an 8*8 array of processing units. This array is expandable to construct larger arrays by combining chips together in a matrix. The configuration data for the processing units is loaded parallel into an internal configuration RAM to enable quick ...
T. Korpiharju   +4 more
openaire   +1 more source

Evolving Cell Array Configurations Using CGP

2011
A cell array is a proposed type of custom FPGA, where digital circuits can be formed from interconnected configurable cells. In this paper we have presented a means by which CGP might be adapted to evolve configurations of a proposed cell array. As part of doing so, we have suggested an additional genetic operator that exploits modularity by copying ...
Paul Bremner   +4 more
openaire   +1 more source

Array Configurations That Tile the Plane

Experimental Astronomy, 2001
Future radiotelescopes need ever increasing sensitivity. With the limits of receiver sensitivity being reached this can only be achieved by increasing collecting area. The increase in antenna numbers and the multi-resolution capabilities of these telescopes, such as the SKA, means a significant departure from existing designs is needed. In this article,
openaire   +1 more source

Configurable Microprocessor Array for DSP Applications

2004
The configurable microprocessor array for DSP applications is proposed, in which each cell is the microprocessor with RISC architecture, represented as a soft IP-core. This IP-core is generated automatically by the special soft-core generator, which is based on the approach to optimization of a microprocessor architecture for its further implementation
Oleg Maslennikow   +2 more
openaire   +1 more source

Simulations of Array Configurations for the Square Kilometre Array (SKA)

2010
The Square Kilometre Array (SKA) is a new generation radio telescope for the next decades, working at metre to centimetre wavelengths. The SKA will be operational at the same time than other new optical, X-ray and Gamma-ray telescopes. It is of extreme importance that the SKA becomes competitive and complementary to those instruments.
Sergio Jiménez-Monferrer   +3 more
openaire   +1 more source

Auto-configurable array for GCD computation

1997
A novel one-directional pass-through array for the computation of integer greatest common divisor is designed and implemented on Atmel FPGA. The design is based on the plus-minus GCD algorithm and works in LSB pipelined manner. In contrast with previous designs, the length of the new array is independent of the length of the operands: arbitrary long ...
openaire   +1 more source

Home - About - Disclaimer - Privacy