Results 181 to 190 of about 24,169 (243)
Some of the next articles are maybe not open access.
Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture - MICRO 22, 1989
ASIC microprocessors are becoming an important technology for the control of complex (“embedded”) systems. The advantage of such microprocessors is that they can be tailored to the application. This tailoring is quite non-intuitive and optimization is a complex process. Tools such as the Architect's Workbench (AWB) have been developed to assist in this
Michael J. Flynn, Robert I. Winner
openaire +1 more source
ASIC microprocessors are becoming an important technology for the control of complex (“embedded”) systems. The advantage of such microprocessors is that they can be tailored to the application. This tailoring is quite non-intuitive and optimization is a complex process. Tools such as the Architect's Workbench (AWB) have been developed to assist in this
Michael J. Flynn, Robert I. Winner
openaire +1 more source
ASIC prototyping with reprogrammable implementations of large ASICs
Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype, 2002Many users of ASIC technologies are switching to ASIC prototyping on FPGAs for lower cost functional verification which is also a reprogrammable implementation that allows the user to make quick design changes for faster development time. This paper presents a new ASIC prototyping process that provides for large ASIC migration to LUT-based netlists (e ...
D. Brasen, G. Saucier
openaire +1 more source
Microprocessor/ASIC to total ASIC design for cycloconverter drives
Microprocessors and Microsystems, 1990Abstract The paper examines the logic and control strategy used in a microprocessor-controlled cycloconverter drive. The design and development of two ASICs used to replace the discrete control logic is described. The paper then illustrates how the digital control circuit was developed to produce a total ASIC cycloconverter control, by producing ...
E. B. Patterson, P. G. Holmes, D. Morley
openaire +1 more source
Selectively patterned masks: Structured ASIC with asymptotically ASIC performance
16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), 2011 Structured ASIC, which consists of a homogeneous array of tiles, suffers from large delay and area due to its inherent regularity. A new lithography method called selectively patterned masks (SPM) is proposed.
Donkyu Baek +3 more
openaire +2 more sources
A digital cardiotachometer ASIC
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 2002A circuit has been designed which measures the beat-to-beat heart-rate in humans, accepting as input a digital signal representing the subject's pulse. The range of heart-rate covered is 30-255 beats/min. The design is based on an inverse-time counter implemented using a pair of 8-bit down-counters and the associated state determining combinational ...
Martin J. Burke, A. Boilson
openaire +1 more source
Proceedings of the 2003 international symposium on Physical design - ISPD '03, 2003
Standardcellshavelongbeenanexcellentabstractionoftechnology. ASIC design styles allowed logic designers toveryrapidlytakeadvantageofmajor advantagesinsilicontechnology. For the last few years however, many peoplehavebeenpredictingthedeathofASICs. Theyarguethatthey are too difficult to design, that the gap between theprocess technology and theASICis ...
Leon Stok, John M. Cohn
openaire +1 more source
Standardcellshavelongbeenanexcellentabstractionoftechnology. ASIC design styles allowed logic designers toveryrapidlytakeadvantageofmajor advantagesinsilicontechnology. For the last few years however, many peoplehavebeenpredictingthedeathofASICs. Theyarguethatthey are too difficult to design, that the gap between theprocess technology and theASICis ...
Leon Stok, John M. Cohn
openaire +1 more source
Microprocessors and Microsystems, 1990
Abstract The paper considers the approach of a PC manufacturer, Research Machines, in its use of ASICs in the Nimbus PC186 computers. Gate arrays and PLDs have proved effective in providing increased functionality without increasing cost, and for retaining design flexibility, which is an important issue for PC compatibility. The impact of using ASICs
Jeff Duffell +3 more
openaire +1 more source
Abstract The paper considers the approach of a PC manufacturer, Research Machines, in its use of ASICs in the Nimbus PC186 computers. Gate arrays and PLDs have proved effective in providing increased functionality without increasing cost, and for retaining design flexibility, which is an important issue for PC compatibility. The impact of using ASICs
Jeff Duffell +3 more
openaire +1 more source
Designing an ASIC with the VLSI Technology ASIC synthesizer
[Proceedings] EURO ASIC `90, 2002Gives an overview of the VLSI Technology ASIC synthesizer. It is a synthesis tool that is able to compile whole chips from a hardware description language specification. Synthesis tools like this will increase the productivity of chip design to such an extent that current techniques of circuit design will someday be obsolete.
V. Grimblatt-Hinzpeter, C. Kingsley
openaire +1 more source
IEEE Design & Test of Computers, 1997
Boundary scan techniques fall short in testing ASICs embedded in printed-board assemblies. By providing a new interconnect, this technique extends the benefits of boundary scan to ASICs whether they incorporate the Bscan interface or not.
Al Bailey, Tim Lada, Jim Preston
openaire +1 more source
Boundary scan techniques fall short in testing ASICs embedded in printed-board assemblies. By providing a new interconnect, this technique extends the benefits of boundary scan to ASICs whether they incorporate the Bscan interface or not.
Al Bailey, Tim Lada, Jim Preston
openaire +1 more source
Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007
This paper describes ASICs automatic generation system. Main ASIC synthesis stages were carried out on created system and the results of certain ASIC synthesis on evaluation model were presented.
Anatoly O. Melnyk, Andriy Salo
openaire +1 more source
This paper describes ASICs automatic generation system. Main ASIC synthesis stages were carried out on created system and the results of certain ASIC synthesis on evaluation model were presented.
Anatoly O. Melnyk, Andriy Salo
openaire +1 more source