Results 1 to 10 of about 1,998 (119)
Programmable ASIPs for Multimode MIMO Transceiver [PDF]
Application specific instruction-set processors (ASIP) are a programmable and flexible alternative of traditional finite state machine (FSM) controlled register-transfer level (RTL) designs for multimode basedband systems. In this paper, we present two ASIPs for small scale multiple-input multiple-output (MIMO) wireless communication systems that ...
Shahriar Shahabuddin +2 more
openaire +2 more sources
Workload distributions in ASIP queueing networks [PDF]
zbMATH Open Web Interface contents unavailable due to conflicting licenses.
Onno J. Boxma, Offer Kella, Uri Yechiali
openaire +2 more sources
Energy Efficient Multistandard Decompressor ASIP
Many applications make extensive use of various forms of compression techniques for storing and communicating data. As decompression is highly regular and repetitive, it is a suitable candidate for acceleration. Examples are offloading (de)compression to a dedicated circuit on a heterogeneous System-on-Chip, or attaching FPGAs or ASICs directly to ...
Joost Hoozemans +3 more
openaire +4 more sources
Compiler-directed customization of ASIP cores [PDF]
This paper presents an automatic method to customize embedded application-specific instruction processors (ASIPs) based on compiler analysis. ASIPs, also known as embedded soft cores, allow certain hardware parameters in the processor to be customized for a specific application domain.
T. Vinod Kumar Gupta +2 more
openaire +1 more source
ASIP tandem queues with consumption
The Asymmetric Inclusion Process (ASIP) tandem queue is a model of stations in series with a gate after each station. At a gate opening, all customers in that station instantaneously move to the next station unidirectionally. We enhance the ASIP model by introducing the capability for individual customers to independently move from one station to the ...
Yaron Yeger +3 more
openaire +4 more sources
Fast Translated Simulation of ASIPs.
Application-specific instruction set processors are the core of nowadays embedded systems. Therefore, the designers need to have powerful tools for the processor design. The tools should be generated automatically based on a processor description. One of the most important tools is the simulator.
Prikryl, Zdenek +3 more
openaire +3 more sources
Abstract There are many possibilities how to describe the architecture of the embedded system eventually of the whole microprocessor. The description is realized usually using any special language, which only rarely provides a formal description of the architecture.
Karel Masařík, Tomáš Hruška
openaire +1 more source
A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context [PDF]
The emergence of many wireless standards is introducing the need of flexible multi-standard baseband receivers. To address this issue and to face the increasing demand of higher throughput for new greedy applications on mobile devices recent works propose multi-ASIP platforms for decoding algorithms.
Lapotre, Vianney +6 more
openaire +1 more source
Loop unrolling in multi-pipeline ASIP design [PDF]
Application Specific Instruction-set Processor (ASIP) is one of the popular processor design techniques for embedded systems which allows customizability in processor design without overly hindering design flexibility. Multi-pipeline ASIPs were proposed to improve the performance of such systems by compromising between speed and processor area.
Rajitha Navarathna +2 more
openaire +2 more sources
Comparing approximations in the ASIP tandem queue
Tandem stochastic systems (TSSs) are networks of simple stochastic components through which particles—customers, jobs, molecules—move sequentially. Despite the apparent simplicity of individual nodes, their aggregate dynamics are often highly complex. TSSs are widely used in communication networks [2], operations research [3], and physics [7].
Wesley Geelen +2 more
openaire +2 more sources

