Results 1 to 10 of about 489,891 (265)
Formalising CXL Cache Coherence [PDF]
Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 214 ...
Chenqing Tan +2 more
semanticscholar +4 more sources
Analytical Modeling the Multi-Core Shared Cache Behavior With Considerations of Data-Sharing and Coherence [PDF]
IEEE Access, 2021 To mitigate the ever worsening “Power wall” and “Memory wall” problems, multi-core architectures with multi-level cache hierarchies have been widely accepted in modern processors.
Ming Ling +3 more
doaj +2 more sources
Modeling a Cache Coherence Protocol with the Guarded Action Language [PDF]
Electronic Proceedings in Theoretical Computer Science, 2018 We present a formal model built for verification of the hardware Tera-Scale ARchitecture (TSAR), focusing on its Distributed Hybrid Cache Coherence Protocol (DHCCP).
Quentin L. Meunier +2 more
doaj +3 more sources
Blockchain-Based Caching Architecture for DApp Data Security and Delivery [PDF]
SensorsDecentralized applications (DApps) built on blockchain technology offer a promising solution to issues caused by centralization. However, traditional DApps leveraging off-chain storage face performance challenges due to factors such as storage location ...
Daun Kim, Sejin Park
doaj +2 more sources
Cache Coherence Protocols in Distributed Systems
Journal of Applied Science and Technology Trends, 2020 Distributed systems performance is affected significantly by cache coherence protocols due to their role in data consistency maintaining. Also, cache coherent protocols have a great task for keeping the interconnection of caches in a multiprocessor ...
Hanan M. Shukur +5 more
openalex +3 more sources
A Dual-Consistency Cache Coherence Protocol
2015 IEEE International Parallel and Distributed Processing Symposium, 2015 Weak memory consistency models can maximize system performance by enabling hardware and compiler optimizations, but increase programming complexity since they do not match programmers' intuition. The design of an efficient system with an intuitive memory model is an open challenge.
Ros, Alberto, Jimborean, Alexandra
openaire +4 more sources
Cache Coherence Over Disaggregated Memory [PDF]
Proceedings of the VLDB EndowmentDisaggregating memory from compute offers the opportunity to better utilize stranded memory in cloud data centers. It is important to cache data in the compute nodes and maintain cache coherence across multiple compute nodes. However, the limited computing power on disaggregated memory servers makes traditional cache coherence protocols suboptimal ...
Ruihong Wang +2 more
openalex +3 more sources
Semantic lossless encoded image representation for malware classification [PDF]
Scientific ReportsCombining artificial intelligence with static analysis is an effective method for classifying malicious code. Due to the development of anti-analysis techniques, malicious code commonly employs obfuscation methods like packing, which result in garbled ...
Yaoxiang Yu +7 more
doaj +2 more sources
Compiler-Assisted Cache Coherence
, 1993 Although it is convenient to program multiprocessors as though all processors share access to the same memory, it is difficult to construct hardware directly implementing this model. Allowing each processor to have its own independent cache partially solves this problem; unfortunately, different caches might hold different values for the same main ...
Chiiwen Liou, Henry G. Dietz
openalex +3 more sources
Maintaining Web Cache Coherency
Information Research: An International Electronic Journal, 2000 Document coherency is a challenging problem for Web caching. Once the documents are cached throughout the Internet, it is often difficult to keep them coherent with the origin document without generating a new traffic that could increase the traffic on ...
doaj +1 more source