Results 21 to 30 of about 388 (185)
IEEE Access, 2023 This paper presents a detailed comparison of eliminated and non-eliminated harmonics for 3-level, 5-level and 13-level cascaded multilevel inverter. For this research, three different types of cascaded H-Bridge multilevel inverters are considered where ...
Umar Tabrez Shami +6 more
doaj +1 more source
MULTILEVEL INVERTER SIMULATION 9 LEVEL H-BRIDGE TOPOLOGY WITH HYSTERESIS CONTROL
Journal of Energy and Electrical Engineering, 2023 Inverter is an electronic circuit to convert DC power source into AC. In general, the inverter will produce a relatively large Total Harmonic Distortion (THD) value so that it will result in damage to electronic devices, to minimize this, a multilevel ...
Iqbal Fawzi Wisnu +2 more
doaj +1 more source
Performance Analysis of Higher Order Cascaded H-Bridge Multilevel Inverters [PDF]
International Journal of Trend in Scientific Research and Development, 2018 Cascade H Bridge Multilevel Inverters are very popular and have many applications in electric utilities and for industrial drives. When these inverters are used for industrial drives directly, the Total Harmonic Distortion THD in the output voltage of inverters is very significant as the performance of drive depends very much on the quality of voltage ...
Ms. Komal Shende +2 more
openaire +2 more sources
Investigation Study of Three-Level Cascaded H-bridge Multilevel Inverter [PDF]
TELKOMNIKA (Telecommunication Computing Electronics and Control), 2017 This paper analyzed three-level Cascaded H-bridge Multilevel Inverter (CHMLI) utilizing two modulation techniques namely Sinusoidal Pulse Width Modulation (SPWM) and Space Vector Pulse Width Modulation (SVPWM). The performance and the output of CHMLI in terms of Total Harmonic Distotion (THD) % and circuits complexity were compared.
Mohd Ruddin Ab Ghani +8 more
openaire +2 more sources
A NOVEL CASCADED H- BRIDGE MULTILEVEL INVERTER BASED ON OPTIMAL PWM TECHNIQUE
Electrica, 2013 In this paper, a novel cascaded H- bridge multilevel inverter has been proposed using less number of switches. A standard cascaded multilevel inverter requires 4h number of switches for (2h + 1) levels whereas h is the number of dc sources. This proposed
A. MAHESWARI, I. GNANAMBAL
doaj +2 more sources
OPERATION AND CONTROL OF CASCADED H-BRIDGE MULTILEVEL INVERTER WITH PROPOSED SWITCHING ANGLE ARRANGEMENT TECHNIQUES [PDF]
Journal of Engineering Science and Technology, 2017 Cascaded H-bridge multilevel inverter is one of the most promising inverter topologies for converting the DC output of renewable energy resources such as: photovoltaic power systems, fuel cells and solar thermal panel into AC power supply.
USMAN BASHIR TAYAB +1 more
doaj
Design and Implementation of Multilevel Inverters for Fuel Cell Energy Conversion System
IEEE Access, 2020 Power converter plays a significant role in Proton Exchange Membrane Fuel Cell (PEMFC) energy generation systems, which is an alternative of distributed energy generation systems.
C. Dhanamjayulu +5 more
doaj +1 more source
Shunt Active Power Filter with Three Level Inverter using Hysteresis Current Controllers [PDF]
E3S Web of ConferencesThis document introduces a Shunt Active Power Filter (SAPF) for three-phase three-wire systems, utilizing a Cascaded H Bridge Multilevel Inverter. The Hysteresis Current Control technique provides numerous benefits, including simplicity, minimal current ...
Raghutu Ramakrishna +2 more
doaj +1 more source
A Cascaded Multilevel Inverter Using Bidirectional H-bridge Modules [PDF]
Journal of international Conference on Electrical Machines and Systems, 2012 This paper presents a multilevel inverter configuration which is designed by insertion of a bidirectional switch between capacitive voltage sources and a conventional H-bridge module. The modified inverter can produce a better sinusoidal waveform by increasing the number of output voltage levels.
Feel-Soon Kang, Yeun-Ho Joung
openaire +1 more source
Advanced Materials, EarlyView.The perspective presents an integrated view of neuromorphic technologies, from device physics to real‐time applicability, while highlighting the necessity of full‐stack co‐optimization. By outlining practical hardware‐level strategies to exploit device behavior and mitigate non‐idealities, it shows pathways for building efficient, scalable, and ...
Kapil Bhardwaj +8 more
wiley +1 more source