Results 221 to 230 of about 4,664 (251)
Some of the next articles are maybe not open access.
6D Tracking with Compute Unified Device Architecture (CUDA) Technology
2016A program code TrackKing for a 6D fully-coupled particle tracking in circular accelerators has been developed with the usage of parallel computations on Graphics Processing Units (GPU) with Compute Unified Device Architecture (CUDA). We can track several thousands of particles in parallel providing optical functions calculation, dynamic aperture and ...
Glukhov, Sergey +5 more
openaire +1 more source
High-speed FDTD simulation algorithm for GPU with compute unified device architecture
2009 IEEE Antennas and Propagation Society International Symposium, 2009We proposed an FDTD algorithm for GPU with CUDA. Our GPU-FDTD algorithm performed high-speed FDTD simulation using GPU with CUDA, and maintained single-floating point accuracy. In the larger computational domain, the speedup factor becomes worse. The result suggests that the bottleneck of the FDTD simulation is memory bandwidth.
N. Takada +3 more
openaire +1 more source
Microblog Data Parallel Monitoring Algorithm on Compute Unified Device Architecture
2015There is a large-scale information data in microblog systems to be processed in real time. Processing large-scale microblog data needs high-performance computing architectures and parallel algorithms. Graphic processing units are adaptable to process data-intensive computing tasks.
Yunpeng Cao, Haifeng Wang
openaire +1 more source
GPU-Accelerated Boussinesq Model Using Compute Unified Device Architecture FORTRAN
Journal of Coastal Research, 2018ABSTRACT Kim, B.; Oh, C.; Yi, Y., and Kim, D.-H., 2018. GPU-Accelerated of Boussinesq model using compute unified device architecture FORTRAN. In: Shim, J.-S.; Chun, I., and Lim, H.S. (eds.), Proceedings from the International Coastal Symposium (ICS) 2018 (Busan, Republic of Korea). Journal of Coastal Research, Special Issue No. 85, pp.
Boram Kim +3 more
openaire +1 more source
Frame-based parallelization of MPEG-4 on compute unified device architecture (CUDA)
2010 IEEE 2nd International Advance Computing Conference (IACC), 2010Due to its object based nature, flexible features and provision for user interaction, MPEG-4 encoder is highly suitable for parallelization. The most critical and time-consuming operation of encoder is motion estimation. Nvidia's general-purpose graphical processing unit (GPGPU) architecture allows for a massively parallel stream processor model at a ...
Dishant Ailawadi +2 more
openaire +1 more source
The Journal of Supercomputing, 2011
Recent development in Graphics Processing Units (GPUs) has enabled inexpensive high performance computing for general-purpose applications. Compute Unified Device Architecture (CUDA) programming model provides the programmers adequate C language like APIs to better exploit the parallel power of the GPU.
Liheng Jian +5 more
openaire +1 more source
Recent development in Graphics Processing Units (GPUs) has enabled inexpensive high performance computing for general-purpose applications. Compute Unified Device Architecture (CUDA) programming model provides the programmers adequate C language like APIs to better exploit the parallel power of the GPU.
Liheng Jian +5 more
openaire +1 more source
Computers & Geosciences, 2013
In recent years, graphics processing units (GPUs) have emerged as a low-cost, low-power and a very high performance alternative to conventional central processing units (CPUs). The latest GPUs offer a speedup of two-to-three orders of magnitude over CPU for various science and engineering applications.
Jarno Mielikäinen +4 more
openaire +1 more source
In recent years, graphics processing units (GPUs) have emerged as a low-cost, low-power and a very high performance alternative to conventional central processing units (CPUs). The latest GPUs offer a speedup of two-to-three orders of magnitude over CPU for various science and engineering applications.
Jarno Mielikäinen +4 more
openaire +1 more source
2009 16th IEEE International Conference on Image Processing (ICIP), 2009
A correlation-based optical flow algorithm using Compute Unified Device Architecture (CUDA) technology to achieve fast motion-based image segmentation is described. Using CUDA, a 240 processor GPU implementation of an optimized correlation-based optical flow algorithm allows segmentation to be achieved at high frame rates on high-resolution video ...
Peter Kuchnio, David W. Capson
openaire +1 more source
A correlation-based optical flow algorithm using Compute Unified Device Architecture (CUDA) technology to achieve fast motion-based image segmentation is described. Using CUDA, a 240 processor GPU implementation of an optimized correlation-based optical flow algorithm allows segmentation to be achieved at high frame rates on high-resolution video ...
Peter Kuchnio, David W. Capson
openaire +1 more source
Simplified novel look-up table method using compute unified device architecture
3D Research, 2011In this study, we have exploited the parallel nature of the computations involved in the process of digital holography using novel look-up table method. We utilize CUDA enabled GPU to accelerate each step of the digital holography, i.e. preparation of the principle fringe patterns, hologram synthesis by accessing and superimposing the appropriate ...
Zulfiqar Ali +4 more
openaire +1 more source
SOLUTIONS FOR OPTIMIZING THE STREAM COMPACTION ALGORITHMIC FUNCTION USING THE COMPUTE UNIFIED DEVICE ARCHITECTURE [PDF]
Journal of Information Systems and Operations Management, 2012 In this paper, I have researched and developed solutions for optimizing the stream compaction algorithmic function using the Compute Unified Device Architecture (CUDA). The stream compaction is a common parallel primitive, an essential building block for many data processing algorithms, whose optimization improves the performance of a wide class of ...
openaire +1 more source