Results 251 to 260 of about 4,307,634 (306)

Efficient Computation of Mandelbrot Set Generation with Compute Unified Device Architecture (CUDA)

open access: closed2022 6th International Conference on Informatics and Computational Sciences (ICICoS), 2022
Fajar Agung Nugroho
exaly   +3 more sources

Detecting and counting people using real-time directional algorithms implemented by compute unified device architecture

open access: closedNeurocomputing, 2017
This paper implements a real-time and directional counting algorithm using the Graphic Processing Unit (GPU) Programming for the purpose of detecting and counting people. We use the Compute Unified Device Architecture (CUDA) as the environment of the GPU
Selcuk Sevgen
exaly   +3 more sources

Compute Unified Device Architecture Application Suitability

Computing in Science and Engineering, 2009
Graphics processing units (GPUs) can provide excellent speedups on some, but not all, general-purpose workloads. Using a set of computational GPU kernels as examples, the authors show how to adapt kernels to utilize the architectural features of a GeForce 8800 GPU and what finally limits the achievable performance.
Wen-mei Hwu, Shane Ryoo
exaly   +2 more sources

Compute Unified Device Architecture

open access: closed, 2018
Bertil Schmidt   +3 more
core   +3 more sources

An Accelerated MJPEG 2000 Encoder Using Compute Unified Device Architecture

Communications in Computer and Information Science, 2010
With the recent tremendous increase in Graphics Processing Unit’s computing capability, using it as a co-processor of the CPU has become fundamental for achieving high overall throughput. Nvidia’s Compute Device Unified Architecture (CUDA) can greatly benefit single instruction multiple thread styled, computationally expensive programs. Video encoding,
Rajdeep Niyogi
exaly   +2 more sources

Implementation of a Lattice Boltzmann kernel using the Compute Unified Device Architecture developed by nVIDIA

Computing and Visualization in Science, 2008
In this article a very efficient implementation of a 2D-Lattice Boltzmann kernel using the Compute Unified Device Architecture (CUDA™) interface developed by nVIDIA® is presented. By exploiting the explicit parallelism exposed in the graphics hardware we obtain more than one order in performance gain compared to standard CPUs.
Jonas Tolke
exaly   +2 more sources

Variable block size motion estimation implementation on compute unified device architecture (CUDA)

2013 IEEE International Conference on Consumer Electronics (ICCE), 2013
This paper proposes a highly parallel variable block size full search motion estimation algorithm with concurrent parallel reduction (CPR) on graphics processing unit (GPU) using compute unified device architecture (CUDA). This approach minimizes memory access latency by using high-speed on-chip memory of GPU.
Dong-Kyu Lee
exaly   +2 more sources

H.264/AVC motion estimation implmentation on Compute Unified Device Architecture (CUDA)

2008 IEEE International Conference on Multimedia and Expo, 2008
Due to the rapid growth of graphics processing unit (GPU) processing capability, using GPU as a coprocessor to assist the central processing unit (CPU) in computing massive data becomes essential. In this paper, we present an efficient block-level parallel algorithm for the variable block size motion estimation (ME) in H.264/AVC with fractional pixel ...
Hsueh-Ming Hang
exaly   +2 more sources

Hierarchical Agglomerative Clustering Using Graphics Processor with Compute Unified Device Architecture

2009 International Conference on Signal Processing Systems, 2009
We explore the use of today’s high-end Graphics processing units on desktops to perform hierarchical agglomerative clustering with the Compute Unified Device Architecture – CUDA of NVIDIA. Although the advancement in graphics cards has made the gaming industry to flourish,there is a lot more to be gained the field of scientific computing, high ...
S.A. Arul Shalom   +3 more
exaly   +2 more sources

Home - About - Disclaimer - Privacy