Results 11 to 20 of about 538 (196)
Blind identification of an unknown interleaved convolutional code [PDF]
2015 IEEE International Symposium on Information Theory (ISIT), 2015 We give here an efficient method to reconstruct the block interleaver and recover the convolutional code when several noisy interleaved codewords are given. We reconstruct the block interleaver without assumption on its structure. By running some experimental tests we show the efficiency of this method even with moderate noise.
Tixier, Audrey, Audrey Tixier
openaire +4 more sources
New Code Matched Interleaver for Turbo Codes with Short Frames [PDF]
Advances in Electrical and Computer Engineering, 2010 Turbo codes are a parallel concatenation of two or more convolutional codes, separated by interleavers, therefore their performance is not influenced just by the constituent encoders, but also by the interleaver.
LAZAR, G. A. +3 more
doaj +2 more sources
Low Complexity Multi Mode Interleaver Core For Wimax With Support For Convolutional Interleaving [PDF]
, 2009 A hardware efficient, multi mode, re-configurable architecture of interleaver/de-interleaver for multiple standards, like DVB, WiMAX and WLAN is presented. The interleavers consume a large part of silicon area when implemented by using conventional methods as they use memories to store permutation patterns.
Asghar, Rizwan, Dake Liu
core +5 more sources
Application of convolutional interleavers in turbo codes with unequal error protection [PDF]
Journal of Telecommunications and Information Technology, 2006 This paper deals with an application of convolu- tional interleavers in unequal error protection (UEP) turbo codes. The constructed convolutional interleavers act as block interleavers by inserting a number of stuff bits into the interleaver memories at
Sina Vaf, Tadeusz Antoni Wysocki
doaj +2 more sources
Multimode Flex-Interleaver Core for Baseband Processor Platform [PDF]
Journal of Computer Systems, Networks, and Communications, 2010 This paper presents a flexible interleaver architecture supporting multiple standards like WLAN, WiMAX, HSPA+, 3GPP-LTE, and DVB. Algorithmic level optimizations like 2D transformation and realization of recursive computation are applied, which appear to
Rizwan Asghar, Dake Liu
doaj +2 more sources
On The Performance of Turbo Codes With Convolutional Interleavers [PDF]
2005 Asia-Pacific Conference on Communications, 2005 In this paper, some issues governing the block-wise performance of convolutional interleavers used in turbo codes are presented. Two different constructions of convolutional interleaver differing by the position of stuff bits in the interleaved data block are considered here. The performance assessment is based on the contribution of each weight to the
Vafi, Sina, Wysocki, Tadeusz
openaire +4 more sources
Modified convolutional interleavers and their performance in turbo codes [PDF]
SympoTIC '04. Joint 1st Workshop on Mobile Future & Symposium on Trends In Communications (IEEE Cat. No.04EX877), 2005 In previous work, we have presented application of a model of the convolutional interleaver in turbo codes acting as a block interleaver through inserting a number of stuff bits equal to the number of interleaver memories at the end of each data block.
Vafi, Sina, Wysocki, Tadeusz
openaire +4 more sources
Evolutionary Algorithm Aided Interleaver Design for Serially Concatenated Codes [PDF]
, 2011 In this paper, we propose an algorithm for designing the interleavers of Serially Concatenated Codes (SCCs), in order to increase the Minimum Hamming Distance (MHD) between the legitimate permutations of the encoded bit sequence and hence to improve the ...
R. G. Maunder +3 more
core +1 more source
Turbo NOC: a framework for the design of Network-on-Chip-basedturbo decoder architectures [PDF]
, 2010 This paper proposes a general framework for the design and simulation of network-on-chip-based turbo decoder architectures. Several parameters in the design space are investigated, namely, network topology, parallelism degree, the rate at which messages ...
Masera, Guido, Martina, Maurizio
core +1 more source
On chip interconnects for multiprocessor turbo decoding architectures [PDF]
, 2011 International ...
Baghdadi, Amer +11 more
core +1 more source