Results 121 to 130 of about 118,703,232 (151)

A Review on Recent Advancements of Biomedical Radar for Clinical Applications. [PDF]

IEEE Open J Eng Med Biol
Dong S, Wen L, Ye Y, Zhang Z, Wang Y, Liu Z, Cao Q, Xu Y, Li C, Gu C.   +9 more
europepmc   +1 more source

Optimal third-order sliding mode controller for dual star induction motor based on grey wolf optimization algorithm. [PDF]

Heliyon
Terfia ES, Mendaci S, Rezgui SE, Gasmi H, Kantas W.   +4 more
europepmc   +1 more source

SSO optimized FOFPID regulator design for performance enhancement of doubly fed induction generator based wind turbine system. [PDF]

Sci Rep
Dembri R, Rahmani L, Babes B, Zaini HG, Ghoneim SSM, Bojer AK, Flah A, Sharaf ABA.   +7 more
europepmc   +1 more source

A New Paradigm in AC Drive Control: Data-Driven Control by Learning Through the High-Efficiency Data Set-Generalizations and Applications to a PMSM Drive Control System. [PDF]

Sensors (Basel)
Costin M, Bivol I.
europepmc   +1 more source

Image-Compression Techniques: Classical and "Region-of-Interest-Based" Approaches Presented in Recent Papers. [PDF]

Sensors (Basel)
Ungureanu VI, Negirla P, Korodi A.
europepmc   +1 more source

High-resolution pulse generator based on a fully programmable Digital-to-Time Converter (DTC) IP-Core

2018 IEEE Nuclear Science Symposium and Medical Imaging Conference Proceedings (NSS/MIC), 2018
A novel high-performance Digital-to-Time Converter (DTC) organized as an IP-Core (DTC-IP), compatible with 28-nm 7-Series Xilinx Field Programmable Gate Arrays (FPGAs) and System-on-Chips (SoCs) is introduced.The system is suited for generating in parallel multiple digital waveforms that are characterized by programmable pulse width (duty-cycle) and ...
Garzetti, F., Lusardi, N., Lalla, L. Di, Gustin, M., Geraci, A.   +4 more
exaly   +5 more sources

Some of the next articles are maybe not open access.

Related searches:

A Low Jitter Double-Tailed Strong-Arm Latch Based Digital-to-Time Converter (DTC)

2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2020
Digital to time converters (DTCs) have recently become important in phase comparison path in low jitter fractional- $N$ phase-locked loops (PLLs). This paper proposes a simple technique to implement a DTC using the Schmitt trigger. The proposed DTC consists of a double-tailed Strong-Arm latch that acts as a comparator, unlike other DTCs that involve ...
Zeeshan Ali 0005, Makwana Harshit R, Shalabh Gupta   +2 more
openaire   +4 more sources

A 12-bit digital-to-time converter (DTC) for time-to-digital converter (TDC) and other time domain signal processing applications

NORCHIP 2010, 2010
This paper describes a digital-to-time converter (DTC) architecture that can be used as a fine interpolator in a time-to-digital converter (TDC) or as an adjustable delay in clock deskewing, for example. The new architecture of the DTC achieves adjustable sub-ps-level resolution with high linearity in ns-level dynamic range.
Salim Al-Ahdab, Antti Mantyniemi, Juha Kostamovaara   +2 more
openaire   +3 more sources

A high resolution Time-to-Digital Converter (TDC) based on self-calibrated Digital-to-Time Converter (DTC)

2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), 2017
Based on the parallel DTCs as delay cells, a 4-bit TDC with adjustable 0.7ps∼1.4ps resolution and 11ps∼22ps dynamic range is proposed in this paper. In this design, an extremely high resolution DTC is presented, achieving 15.6fs delay per LSB. By utilizing 16 DTCs which are adjusted to have the same time interval among two neighboring DTCs, a highly ...
Tingbing Ouyang, Bo Wang, Lizhao Gao, Jiangtao Gu, Chao Zhang   +4 more
openaire   +4 more sources

A 12-bit digital-to-time converter (DTC) with sub-ps-level resolution using current DAC and differential switch for time-to-digital converter (TDC)

2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings, 2012
This paper describes a digital-to-time converter (DTC) architecture that can be used as interpolator in a time-to-digital converter (TDC). The new architecture of the DTC achieves adjustable sub-ps-level resolution with high linearity in ns-level dynamic range.
Mäntyniemi Antti, Kostamovaara Juha Tapio, Alahdab Salim   +2 more
openaire   +3 more sources