Results 51 to 60 of about 17,945 (167)
Design of Ultra-Low-Power Rail-to-Rail Input Common Mode Range Standard-Cell-Based Comparators
In this paper, a NOR2 standard-cell-based dynamic comparator providing rail-to-rail input common mode range (ICMR) is presented, together with a novel standard-cell oriented design methodology.
Antonio Manno +2 more
doaj +1 more source
A study on propagation delay and power dissipation of a 2-bit CMOS magnitude comparator with critical path evaluation [PDF]
This work presents the design of 2-bit magnitude comparator in Cadence Virtuoso tool using gpdk090 technology. The detailed analysis of propagation delay and power dissipation (both dynamic and static power) for its outputs—L (A < B), E (A = B), and G (A
Manudeep Tirunagari +5 more
doaj +1 more source
Performance Analysis Of Mono-bit Digital Instantaneous Frequency Measurement (Difm) Device [PDF]
Instantaneous Frequency Measurement (IFM) devices are the essential parts of anyESM, ELINT, and RWR receiver. Analog IFMs have been used for several decades. However, thesedevices are bulky, complex and expensive.
Y. Norouzi, H. Shahbazi, S. Mirzaei
doaj +1 more source
AN EFFICIENT FULLY DIFFERENTIAL VOLTAGE COMPARATOR [PDF]
With the compactness of the devices, the circuits are required with less delay, less area and less power consumption. An efficient fully digital-in-notion differential voltage comparator with the opamp-less approach is implemented in this paper.
ASHIMA GUPTA, ALPANA AGARWAL
doaj
The Effects of Comparator Dynamic Capacitor Mismatch in SAR ADC and Correction
This paper proposes a method of correcting the nonlinear parasitic capacitor of the input pair of comparator in successive approximations analog-to-digital converters (SAR ADCs).
Jian Luo +4 more
doaj +1 more source
RADIATION HARDNESS ENSURING OF ANALOG INTEGRATED CIRCUITS
Influence of gamma radiation Co60 on static and dynamic characteristics of the transresistance amplifier and the comparator realized on the master slice array «ABMK 1-3» is considered taking into account formulated design rule.
O. V. Dvornikov +4 more
doaj
The low-resolution aware linear minimum mean squared error (LRA-LMMSE) channel estimator, designed for low-resolution MIMO receivers, achieves a notable reduction in mean squared error by incorporating a comparator network.
Luiz Sampaio, Lukas T. N. Landau
doaj +1 more source
A New Design Optimization Methodology of Fully Differential Dynamic Comparator [PDF]
L. Khanfir, J. Mouine
doaj +1 more source
A 30fJ/comparison dynamic bias comparator
A dynamic bias pre-amplifier based latch type comparator is designed in a 65nm CMOS process. Its performance is compared with the double-tail latch-type comparator fabricated on the same chip in terms of energy consumption, input referred noise and speed.
Harijot Singh Bindra +3 more
openaire +2 more sources
A 10‐bit 13.3 µW single‐slope analog‐to‐digital converter with auto‐zero power‐down technique
This letter presents a low‐power single‐slope analog‐to‐digital converter (ADC) for column‐parallel architectures. A simple and effective design technique is proposed to solve the input‐dependent power consumption problem of the conventional single‐slope
Youngwoo Lee, Suhwan Kim, Jaehoon Jun
doaj +1 more source

