Results 181 to 190 of about 2,368 (218)

Protocol verification using flows: An industrial experience

2009 Formal Methods in Computer-Aided Design, 2009
We prove the parameterized correctness of one of the largest cache coherence protocols being used in modern multi-core processors today. Our approach is a generalization of a method we described last year that uses data type reduction and compositional reasoning to iteratively abstract and refine the protocol and uses invariants derived from protocol ...
John W. O'Leary, Murali Talupur, Mark R. Tuttle   +2 more
openaire   +1 more source

Software Tools and their Verification by Experiments

Vehicle System Dynamics, 1993
Abstract In the past years the tasks of simulation has changed rapidly in industrial practice. After static's and elastokinematics the dynamical simulation of complex mechatronic systems have to be done with the aim of precise prediction of vehicle behaviour, before it is realised in hardware.
openaire   +1 more source

Boogie Meets Regions: A Verification Experience Report

2008
We use region logic specifications to verify several programs exhbiting the classic hard problem for object-oriented systems: the framing of heap updates. We use BoogiePL and its associated SMT solver, Z3, to prove both implementations and client code.
Anindya Banerjee 0001, Michael Barnett 0001, David A. Naumann   +2 more
openaire   +1 more source

Intel’s Formal Verification Experience on the Willamette Development

2000
In some ways, microprocessor design quality has improved tremendously since the’ 70’s and’ 80’s. It was not uncommon in those days to have to respin silicon five or ten times before the device exhibited even basic functionality. Microprocessors were designed by circuit designers directly into schematics, with little pre-silicon functional testing.
Robert P. Colwell, Bob Brennan
openaire   +1 more source

An experiment in high level language microprogramming and verification

Communications of the ACM, 1981
The STRUM system was created to apply software engineering techniques to microprogramming. It provides the tools that allow the microprogrammer to use high level language, structured programming, and formal program verification to create emulations for a horizontally microprogrammed computer.
openaire   +1 more source

Verification of SECURE by Experiment

2021
Peter R. Ciriscioli, George S. Springer
openaire   +1 more source

Verification of a Building Simulator in Real Experiments

2023
Karol Jablonski, Dariusz Bismor
openaire   +1 more source

A Survey on Assertion-based Hardware Verification

ACM Computing Surveys, 2022
Hasini Witharana, Yangdi Lyu, Subodha Charles   +2 more
exaly  

Industrial experience with formal verification

Summary: In recent years, Formal Verification has become an increasingly popular method to verify the functional equivalence of different design views. Just recently, designers also start to speak about Model Checking, a methodology that allows to analyze functional properties of a design.
openaire   +1 more source

Verification experiments on the MASCARA protocol

2001
Guoping Jia, Susanne Graf
openaire   +1 more source