Results 41 to 50 of about 654,105 (189)
Ternary and Multi-Bit FIR Filter Area-Performance Tradeoffs in FPGA [PDF]
In this paper, performance and area of conventional FIR (Finite Impulse Responce) filters versus ternary sigma delta modulated FIR filter is compared in FPGA (Field Programmable Gate Arrays) using VHDL (Verilog Description Language).
Khalil-Ur-Rahman Dayo , Tayab Din Memon
doaj
A Reconfigurable FIR Filter System
Introduced a practical reconfigurable FIR filter system. According to the filter specialties, the filter coefficients are calculated by the computer. And the configured coefficients of the multistage FIR filter are downloaded to the chip. The filtering computing is completed by the FPGA. All these make virtual value of voltage and current more accurate
openaire +2 more sources
Design of fractional order differentiator using type-III and type-IV discrete cosine transform
In this paper, an interpolation method based on discrete cosine transform (DCT) is employed for digital finite impulse response-fractional order differentiator (FIR-FOD) design. Here, a fractional order digital differentiator is modeled as finite impulse
Manjeet Kumar, Tarun Kumar Rawat
doaj +1 more source
Constant-coefficient FIR filters based on residue number system arithmetic [PDF]
In this paper, the design of a Finite Impulse Response (FIR) filter based on the residue number system (RNS) is presented. We chose to implement it in the (RNS), because the RNS offers high speed and low power dissipation.
Stamenković Negovan +1 more
doaj +1 more source
In this paper, the fundamental philosophy of FIR digital filter design with MATLAB program and multiply-accumulate (MAC) Filter is present. The principle of low pass filters is concentrated here which will apply to another response type as well, and ...
Tahseen Flaih Hassan +2 more
doaj
Frequency Spectrum Based Low-Area Low-Power Parallel FIR Filter Design
Parallel (or block) FIR digital filters can be used either for high-speed or low-power (with reduced supply voltage) applications. Traditional parallel filter implementations cause linear increase in the hardware cost with respect to the block size ...
Parhi Keshab K, Chung Jin-Gyun
doaj +1 more source
Design and Performance Analysis of Improved FIR Filter using Ultra-Scale FPGA
It is discussed in many studies and demonstrated in many pieces of research that based on certain applications, analog design of filter has several issues including complex design, re-use limitations, and accuracy of generating the output at various ...
Bhagwan Das +4 more
doaj
FIR Filter Implementation Based on the RNS with Diminished-1 Encoded Channel
A technique, based on the residue number system (RNS) with diminished-1 encoded channel, has being used for implementing a finite impulse response (FIR) digital filter.
Dragana Uros Zivaljevic +2 more
doaj +1 more source
A Hardware-Efficient Programmable FIR Processor Using Input-Data and Tap Folding
Advances in nanoelectronic fabrication have enabled integrated circuits to operate at a high frequency. The finite impulse response (FIR) filter needs only to meet real-time demand.
Li-Hsun Chen, Oscal T.-C. Chen
doaj +2 more sources

