Results 11 to 20 of about 194,546 (266)
Optimistic Parallelization of Floating-Point Accumulation [PDF]
, 2007 Floating-point arithmetic is notoriously non-associative due to the limited precision representation which demands intermediate values be rounded to fit in the available precision.
DeHon, André, Kapre, Nachiket
core +4 more sources
Instruction Fetch Policy for SMT Processors with Different Allocations of Floating-point and Integer Resources [PDF]
Jisuanji gongcheng, 2017 In Simultaneous Multithreading(SMT) processors,different threads have different demands for floating-point and integer resources.How to allocate shared resources among threads is the key point to improve the whole performance for SMT processors.Aiming at
JIANG Shengjian,HU Xiangdong,YANG Jianxin
doaj +1 more source
Unbiased Rounding for HUB Floating-point Addition [PDF]
, 2018 Copyright (c) 2018 IEEE doi:10.1109/TC.2018.2807429Half-Unit-Biased (HUB) is an emerging format based on shifting the represented numbers by half Unit in the Last Place.
Gonzalez-Navarro, Sonia +2 more
core +1 more source
CUDA Memory Optimizations for Large Data-Structures in the Gravit Simulator
Journal of Algorithms & Computational Technology, 2011 Modern GPUs open a completely new field to optimize embarrassingly parallel algorithms. Implementing an algorithm on a GPU confronts the programmer with a new set of challenges for program optimization.
Jakob Siegel +2 more
doaj +1 more source
IEEE Access, 2020 Matrix computing is a basic operational model that was broadly used in science and engineering applications. In this study, we first propose a novel optimization method to obtain a high-performance and scalable architecture for matrix multiplication ...
Longlong Zhang +3 more
doaj +1 more source
Low-Latency Bit-Accurate Architecture for Configurable Precision Floating-Point Division
Applied Sciences, 2021 Floating-point division is indispensable and becoming increasingly important in many modern applications. To improve speed performance of floating-point division in actual microprocessors, this paper proposes a low-latency architecture with a multi ...
Jincheng Xia +3 more
doaj +1 more source
Optimal realizations of floating-point implemented digital controllers with finite word length considerations. [PDF]
, 2004 The closed-loop stability issue of finite word length (FWL) realizations is investigated for digital controllers implemented in floating-point arithmetic. Unlike the existing methods which only address the effect of the mantissa bits in floating-point
Chen, S. +3 more
core +1 more source
Integer Representation of Floating-Point Manipulation with Float Twice
IJID (International Journal on Informatics for Development), 2020 In the programming world, understanding floating point is not easy, especially if there are floating point and bit-level interactions. Although there are currently many libraries to simplify the computation process, still many programmers today who do ...
Wakhid Kurniawan +3 more
doaj +1 more source
Simplified Floating-Point Units for High Dynamic Range Image and Video Systems [PDF]
, 2015 The upcoming arrival of high dynamic range image and video applications to consumer electronics will force the utilization of floating-point numbers on them.
Hormigo-Aguilar, Javier +1 more
core +1 more source
Fast HUB Floating-point Adder for FPGA [PDF]
, 2018 Several previous publications have shown the area and delay reduction when implementing real number computation using HUB formats for both floating-point and fixed-point.
Gonzalez-Navarro, Sonia +2 more
core +1 more source