Results 211 to 220 of about 86,072 (259)
Some of the next articles are maybe not open access.
FPGA-Assisted Deterministic Routing for FPGAs
2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2019FPGA routing is one of the most time-consuming steps of FPGA compilation, often preventing fast edit-compiletest cycles in prototyping and development. There have been attempts to accelerate FPGA routing using algorithmic improvements, multi-core or multi-CPU platforms. Instead, we propose porting FPGA routing to a CPU+FPGA platform.
Dario Korolija, Mirjana Stojilovic
openaire +1 more source
2007 IEEE 15th Signal Processing and Communications Applications, 2007
In this paper, we present the implementation of Direct Sequence Spread Spectrum (DSSS) on Field Programmable Gate Array (FPGA) using one of the hardware definition languages ,Very High Speed Circuit Hardware Description Language (VHDL).AIgorithms are implemented on 3s100 evg100-4 device, belonging to Xlinx FPGA family.These systems are used in mobile ...
Dincer, Hasan +2 more
openaire +2 more sources
In this paper, we present the implementation of Direct Sequence Spread Spectrum (DSSS) on Field Programmable Gate Array (FPGA) using one of the hardware definition languages ,Very High Speed Circuit Hardware Description Language (VHDL).AIgorithms are implemented on 3s100 evg100-4 device, belonging to Xlinx FPGA family.These systems are used in mobile ...
Dincer, Hasan +2 more
openaire +2 more sources
Proceedings of the 2009 ACM SIGMOD International Conference on Management of data, 2009
While there seems to be a general agreement that next years' systems will include many processing cores, it is often overlooked that these systems will also include an increasing number of different cores (we already see dedicated units for graphics or network processing).
René Müller 0001, Jens Teubner
openaire +1 more source
While there seems to be a general agreement that next years' systems will include many processing cores, it is often overlooked that these systems will also include an increasing number of different cores (we already see dedicated units for graphics or network processing).
René Müller 0001, Jens Teubner
openaire +1 more source
Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2019
The HSC-FPGA offers an intriguing feasible architecture for the next generation of configurable fabrics, which allows embracing the advantages of both CMOS and beyond-CMOS technologies without requiring significant modification to the routing structure, programming paradigms, and synthesis tool-chain of the commercial FPGAs.
Ramtin Zand, Ronald F. DeMara
openaire +1 more source
The HSC-FPGA offers an intriguing feasible architecture for the next generation of configurable fabrics, which allows embracing the advantages of both CMOS and beyond-CMOS technologies without requiring significant modification to the routing structure, programming paradigms, and synthesis tool-chain of the commercial FPGAs.
Ramtin Zand, Ronald F. DeMara
openaire +1 more source
2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221), 2002
DSP algorithms such as automated target recognition and SONAR beamforming are a good match for FPGA technology due to their regular structure, available parallelism, pipeline-ability, and modest data word sizes. FPGA implementations of these applications outperformed their DSP and microprocessor counterparts by factors ranging from 10× on up with an ...
Brad L. Hutchings, Brent E. Nelson
openaire +1 more source
DSP algorithms such as automated target recognition and SONAR beamforming are a good match for FPGA technology due to their regular structure, available parallelism, pipeline-ability, and modest data word sizes. FPGA implementations of these applications outperformed their DSP and microprocessor counterparts by factors ranging from 10× on up with an ...
Brad L. Hutchings, Brent E. Nelson
openaire +1 more source
TRACER-fpga: a router for RAM-based FPGA's
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995We describe a routing method for the design of a class of RAM-based field programmable gate arrays (FPGA). We model the interconnect resources as a graph. A routing solution is represented as a set of disjoint trees, each connecting all terminals of a net, on the graph. An expansion router is used for connecting a net.
Ching-Dong Chen +3 more
openaire +1 more source
Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2017
Ever greater amounts of computing and storage are happening remotely in the cloud, and it is estimated that spending on public cloud services will grow by over 19%/year to $140B in 2019. Besides commodity processors, network and storage infrastructure, the end of clock frequency scaling in traditional processors has meant that application-specific ...
openaire +2 more sources
Ever greater amounts of computing and storage are happening remotely in the cloud, and it is estimated that spending on public cloud services will grow by over 19%/year to $140B in 2019. Besides commodity processors, network and storage infrastructure, the end of clock frequency scaling in traditional processors has meant that application-specific ...
openaire +2 more sources
Fourth International ACM Symposium on Field-Programmable Gate Arrays, 1996
This paper proposes a new field-programmable architecture that is a combination of two existing technologies: Field Programmable Gate Arrays (FPGAs) based on LookUp Tables (LUTs), and Complex Programmable Logic Devices based on PALs/PLAs. The methodology used for development of the new architecture, called Hybrid FPGA, is based on analysis of a large ...
Alireza Kaviani, Stephen Brown 0003
openaire +1 more source
This paper proposes a new field-programmable architecture that is a combination of two existing technologies: Field Programmable Gate Arrays (FPGAs) based on LookUp Tables (LUTs), and Complex Programmable Logic Devices based on PALs/PLAs. The methodology used for development of the new architecture, called Hybrid FPGA, is based on analysis of a large ...
Alireza Kaviani, Stephen Brown 0003
openaire +1 more source
Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138), 2002
Examines some key issues in the development of field-programmable gate arrays (FPGAs). Design factors that determine the performance and effectiveness of these devices are discussed. The main emphasis is on the structure of logic blocks and interconnection resources. Potential areas for application of multiple-valued logic techniques are considered.
openaire +1 more source
Examines some key issues in the development of field-programmable gate arrays (FPGAs). Design factors that determine the performance and effectiveness of these devices are discussed. The main emphasis is on the structure of logic blocks and interconnection resources. Potential areas for application of multiple-valued logic techniques are considered.
openaire +1 more source
Proceedings of the 5th ACM international conference on Distributed event-based system, 2011
In this demo, we present fpga-ToPSS (a member of Toronto Publish/Subscribe System Family), an efficient event processing platform for high-frequency and low-latency algorithmic trading. Our event processing platform is built over reconfigurable hardware---FPGAs---to achieve line-rate processing. Furthermore, our event processing engine supports Boolean
Mohammad Sadoghi +2 more
openaire +1 more source
In this demo, we present fpga-ToPSS (a member of Toronto Publish/Subscribe System Family), an efficient event processing platform for high-frequency and low-latency algorithmic trading. Our event processing platform is built over reconfigurable hardware---FPGAs---to achieve line-rate processing. Furthermore, our event processing engine supports Boolean
Mohammad Sadoghi +2 more
openaire +1 more source