Results 21 to 30 of about 18,604 (310)
A high-efficiency RF transmitter using VCO-derived synthesis: CALLUM [PDF]
, 1998 The combined analog locked-loop universal modulator (CALLUM) is a radio-frequency (RF) transmitter topology which produces a linear output through the use of nonlinear, but highly efficient, RF power amplifiers.
Jennings, D, McGeehan, JP
core +1 more source
IEEE Access, 2019 The enhanced phase-locked loop (EPLL) adds an amplitude estimate to the conventional phase-locked loop (PLL), which solves the problem of double-frequency disturbance in the Phase-Locked Loop mathematical model at steady state.
Dongyang Sun +4 more
doaj +1 more source
IEEE Photonics Journal, 2022 We demonstrate the use of a self-injection locked distributed feedback (DFB) diode laser for high-sensitivity detection of acoustic emission (AE) using a fiber-coil Fabry-Perot interferometer (FPI) sensor.
Farzia Karim +3 more
doaj +1 more source
Photonic microwave harmonic generator driven by an optoelectronic ring oscillator [PDF]
, 2007 We describe a new architecture to generate microwave signals by optical means. Our system combines the advantages of two techniques: frequency multipliers and loop oscillators.
Margarita Varon Duran +5 more
core +1 more source
IEEE AccessTo handle the low frequency oscillations of the three-phase four-wire inverter grid-connected system caused by small phase-locked range, slow locking speed and large steady-state error of the traditional phase-locked loop, an improved phase-locked loop ...
Guoxuan Cui, Yanwen Wang, Liya Liu
doaj +1 more source
Fractional‐N multiplying delay‐locked loop with delay‐locked loop‐based injection clock generation
Electronics Letters, 2016 A fractional‐N multiplying delay‐locked loop (MDLL) with delay‐locked loop (DLL)‐based injection clock generation is presented. By exploiting multiphase output of DLL which delay is locked to the period of output frequency, the proposed architecture ...
D.‐W. Jee
doaj +1 more source
Sensors, 2022 This paper realized a charge pump phase locked loop (CPPLL) frequency source circuit based on 0.15 μm Win GaAs pHEMT process. In this paper, an improved fully differential edge-triggered frequency discriminator (PFD) and an improved differential ...
Ranran Zhao +3 more
doaj +1 more source
Energies, 2017 The control system of a doubly-fed adjustable-speed pumped-storage hydropower plant needs phase-locked loops (PLLs) to obtain the phase angle of grid voltage.
Wei Luo, Jianguo Jiang, He Liu
doaj +1 more source
Interface electronics for a CMOS electrothermal frequency-locked-loop
ESSCIRC 2007 - 33rd European Solid-State Circuits Conference, 2007 This paper describes a new implementation of a CMOS electrothermal frequency-locked-loop (FLL), whose output frequency is determined by the temperature-dependent phase shift of an electrothermal filter (ETF). The FLL maintains a constant phase shift in the ETF, and as a result drives it with a signal whose frequency is a well-defined function of ...
Zhang, C. (author) +1 more
openaire +3 more sources
A Practicable Optoelectronic Oscillator with Ultra-Low Phase Noise
PhotonicsIn this paper, an optoelectronic oscillator (OEO) with ultra-low phase noise and high stability based on the injection-locked and phase-locked loop is proposed.
Ziyue Zheng +6 more
doaj +1 more source