Analysis and Improvement of Task Schedulability in Hardware/Software Codesign
, 1995 Many real-time systems have timing requirements that are difficult to fulfil if the system is implemented by software running on a microprocessor.
In Hardware/software Codesign +1 more
core
A high performance heterogeneous hardware architecture for brain computer interface. [PDF]
Biomed Eng LettCai Z +5 more
europepmc +1 more source
Efficient BinDCT hardware architecture exploration and implementation on FPGA. [PDF]
J Adv Res, 2016 Ben Abdelali A +3 more
europepmc +1 more source
GateKeeper: a new hardware architecture for accelerating pre-alignment in DNA short read mapping. [PDF]
Bioinformatics, 2017 Alser M +5 more
europepmc +1 more source
A hardware architecture of stateless open digest spam fingerprinting unit
, 2010 Spam has become one of the main problems for email users and servers. Approximately around 75 % of all sent emails is spam. Currently spam detection is being done at email servers on application layer which need to store all TCP packets of an email and ...
Monemi, Alireza
core
Hardware Acceleration of Stochastic Neural Networks Enabled by Bit-Cell Level Co-Design of Magnetic Tunnel Junctions. [PDF]
Adv Sci (Weinh)Wang Q +6 more
europepmc +1 more source
Ultra-fast data-mining hardware architecture based on stochastic computing. [PDF]
PLoS One, 2015 Morro A +4 more
europepmc +1 more source
ReSNNance: an HDL generation framework for spiking neural networks. [PDF]
Front NeurosciLópez-Asunción S +3 more
europepmc +1 more source
Multi-Dimensional Physical-Layer Security via Digitally Mediated Space-Time Modulation. [PDF]
Adv Sci (Weinh)Chen K +8 more
europepmc +1 more source
A self-adaptive hardware architecture with fault tolerance capabilities
This paper describes a Fault Tolerance System (FTS) implemented in a new self-adaptive hardware architecture. This architecture is based on an array of cells that implements in a distributed way self-adaptive capabilities.
Moreno Aróstegui, Juan Manuel +2 more
core