Results 1 to 10 of about 430 (124)

Performance pathologies in hardware transactional memory [PDF]

open access: yesComputer Architecture News, 2007
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously proposed HTMs represent three points in this design space: lazy conflict detection, lazy version management, committer wins (LL); eager conflict detection, lazy version ...
Jayaram Bobba, Haris Volos, Luke Yen
exaly   +2 more sources

Improving Parallelism in Hardware Transactional Memory [PDF]

open access: yesTransactions on Architecture and Code Optimization, 2018
Today’s hardware transactional memory (HTM) systems rely on existing coherence protocols, which implement a requester-wins strategy. This, in turn, leads to poor performance when transactions frequently conflict, causing them to resort to a non-speculative fallback path. Often, such a path severely limits parallelism.
Dave Dice   +2 more
exaly   +2 more sources

Modularising Verification Of Durable Opacity [PDF]

open access: yesLogical Methods in Computer Science, 2022
Non-volatile memory (NVM), also known as persistent memory, is an emerging paradigm for memory that preserves its contents even after power loss. NVM is widely expected to become ubiquitous, and hardware architectures are already providing support for ...
Eleni Bila   +5 more
doaj   +1 more source

Migration in Hardware Transactional Memory on Asymmetric Multiprocessor

open access: yesIEEE Access, 2021
In this paper, a system is presented which implements transactions migration to an asymmetric multiprocessor in order to decrease the probability of conflicts and improve execution performance.
Zivojin Sustran, Jelica Protic
doaj   +1 more source

Design and implementation of a cloud server based on hardware virtualization

open access: yes工程科学学报, 2022
Traditional cloud computing is developed from a high-performance cluster. Every server in the high-performance cluster has its own resources, including a CPU, memory, a network, I/O (Input/Output), a power system, and a heat dissipation system.
Chen-ming ZHENG   +5 more
doaj   +1 more source

Hardware transactional persistent memory [PDF]

open access: yesProceedings of the International Symposium on Memory Systems, 2018
16 pages, 17 ...
Ellis Giles   +2 more
openaire   +2 more sources

A Dynamically Adaptable Hardware Transactional Memory [PDF]

open access: yes2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, 2010
Most Hardware Transactional Memory (HTM) implementations choose fixed version and conflict management policies at design time. While eager HTM systems store transactional state in-place in memory and resolve conflicts when they are produced, lazy HTM systems buffer the transactional state in specialized hardware and defer the resolution of conflicts ...
Lupon Navazo, Marc   +2 more
openaire   +2 more sources

Refereeing conflicts in hardware transactional memory [PDF]

open access: yesProceedings of the 23rd international conference on Supercomputing, 2009
In the search for high performance, most transactional memory (TM) systems execute atomic blocks concurrently and must thus be prepared for data conflicts. The TM system also needs to choose a policy to decide when and how to manage the resulting contention.
Arrvindh Shriraman, Sandhya Dwarkadas
openaire   +1 more source

Hardware transactional memory for GPU architectures [PDF]

open access: yesProceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, 2011
Graphics processor units (GPUs) are designed to efficiently exploit thread level parallelism (TLP), multiplexing execution of 1000s of concurrent threads on a relatively smaller set of single-instruction, multiple-thread (SIMT) cores to hide various long latency operations.
Wilson W. L. Fung   +3 more
openaire   +1 more source

Hardware Transactions in Nonvolatile Memory [PDF]

open access: yes, 2015
Hardware transactional memory (HTM) implementations already provide a transactional abstraction at HW speed in multi-core systems. The imminent availability of mature byte-addressable, nonvolatile memory (NVM) will provide persistence at the speed of accessing main memory.
Hillel Avni, Eliezer Levy, Avi Mendelson
openaire   +1 more source

Home - About - Disclaimer - Privacy