Results 271 to 280 of about 1,504,154 (294)
Some of the next articles are maybe not open access.

High-Level Synthesis Revised

2014
The continuous progress in semiconductor technology allows for more and more complex processor architectures. The downside of these technological advances is that computing has already hit a power wall and clock frequencies can barely be increased.
Schmid Moritz   +3 more
openaire   +1 more source

LegUp High-Level Synthesis

2016
LegUp is a High-level Synthesis tool under active development at the University of Toronto since 2011. The tool is on its fourth public release, is open source and freely downloadable. LegUp has been the subject of over 15 publications and has been downloaded by over 1500 groups from around the world. In this section, we overview LegUp, its programming
Andrew Canis   +9 more
openaire   +1 more source

High-level synthesis for testability

38th Midwest Symposium on Circuits and Systems. Proceedings, 2002
Progress in synthesis development has made commercially available tools that allow automatic synthesis of designs, starting from their RTL description. More recently, some tools even starting from the behavioral description have appeared on the market. However, the synthesized designs an rather hard to test.
M. Marzouki   +2 more
openaire   +1 more source

Dynamically Scheduled High-level Synthesis

Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2018
High-level synthesis (HLS) tools almost universally generate statically scheduled datapaths. Static scheduling implies that circuits out of HLS tools have a hard time exploiting parallelism in code with potential memory dependencies, with control-dependent dependencies in inner loops, or where performance is limited by long latency control decisions ...
Lana Josipović   +2 more
openaire   +1 more source

High-level synthesis using a genetic algorithm

Electronics and Communications in Japan (Part III: Fundamental Electronic Science), 2000
This paper reports on a genetic algorithm applied to high-level hardware synthesis. The GA generates a register transfer level circuit from a behavioral specificatioiz of a hardware system. High-Level synthesis is an NP complete and multiple objective problem.
openaire   +1 more source

HSSL specification high-level synthesis

2015 13th International Conference on Emerging eLearning Technologies and Applications (ICETA), 2015
Hardware description languages (HDLs) can describe a digital system at several layers of abstraction, typically starting at register transfer level (RTL). Due to the instant growth in the modern designs complexity, there is an urgent need to specify the system at the more abstract layer, the system layer.
Katarina Jelemenska   +2 more
openaire   +1 more source

High-Level Synthesis: A Retrospective

2008
High-level Synthesis or HLS represented an ambitious attempt by the community to provide capabilities for “algorithms to gates” for a period of almost three decades. The technical challenge in realizing this goal drew researchers from various areas ranging from parallel programming, digital signal processing, and logic synthesis to expert systems. This
Rajesh Gupta, Forrest Brewer
openaire   +1 more source

High-Level VLSI Synthesis

1991
1. Essential Issues and Possible Solutions in High-Level Synthesis.- 2. Architectural Synthesis for Medium and High Throughput Signal Processing with the new CATHEDRAL environment.- 3. PYSIN - High-Level Synthesis of Application Specific Pipelined Hardware.- 4. The IBM High-Level Synthesis System.- 5.
openaire   +1 more source

Optimizations in high level synthesis

Microprocessing and Microprogramming, 1986
Abstract Computer aided synthesis of circuit structures from behavioural level specifications has become a standard procedure in the design of integrated circuits. One disadvantage of several existing synthesis systems is their lack of efficiency with respect to chip area and processing speed.
openaire   +1 more source

User Guided High Level Synthesis

2008
This paper presents a High Level Synthesis (HLS) method for specialized coprocessors in embedded systems. In recent years, the synthesis of hardware systems has moved to a higher level of abstraction, but the existing tools leave very little initiative to the designer.
Augé, Ivan, Pétrot, Frédéric
openaire   +3 more sources

Home - About - Disclaimer - Privacy