Results 1 to 10 of about 224,259 (279)
Limits of instruction-level parallelism [PDF]
Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV, 1991 Growing interest in ambitious multiple-issue machines and heavilypipelined machines requires a careful examination of how much instructionlevel parallelism exists in typical programs. Such an examination is complicated by the wide variety of hardware and software techniques for increasing the parallelism that can be exploited, including branch ...
David W. Wall
semanticscholar +4 more sources
Limits of Instruction-Level Parallelism Capture
Procedia Computer Science, 2013 AbstractWe analyse the capacity of different running models to benefit from the Instruction-Level Parallelism (ILP). First, we show where the locks to the capture of distant ILP reside. We show that i) fetching in parallel, ii) renaming memory references and iii) removing parasitic true dependencies on the stack management are the keys to capture ...
Bernard Goossens, David Parello
semanticscholar +4 more sources
Available instruction-level parallelism for superscalar and superpipelined machines [PDF]
ACM SIGARCH Computer Architecture News, 1989 Superscalar machines can issue several instructions per cycle. Superpipelined machines can issue only one instruction per cycle, but they have cycle times shorter than the latency of any functional unit. In this paper these two techniques are shown to be roughly equivalent ways of exploiting instruction-level parallelism. A parameterizable
Norman P. Jouppi, D. W. Wall
semanticscholar +4 more sources
COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM [PDF]
Engineering Heritage Journal, 2018 The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization.
Rajendra Kumar
doaj +3 more sources
Hacky Racers: Exploiting Instruction-Level Parallelism to Generate Stealthy Fine-Grained Timers [PDF]
International Conference on Architectural Support for Programming Languages and Operating Systems, 2023 Side-channel attacks pose serious threats to many security models, especially sandbox-based browsers. While transient-execution side channels in out-of-order processors have previously been blamed for vulnerabilities such as Spectre and Meltdown, we show
Haocheng Xiao, Sam Ainsworth
openalex +3 more sources
Topic 7: Parallel Computer Architecture and Instruction Level Parallelism [PDF]
, 2006 Peer ...
Eduard Ayguadé +3 more
openalex +5 more sources
Cimple: instruction and memory level parallelism [PDF]
International Conference on Parallel Architectures and Compilation Techniques, 2018 Modern out-of-order processors have increased capacity to exploit instruction level parallelism (ILP) and memory level parallelism (MLP), e.g., by using wide superscalar pipelines and vector execution units, as well as deep buffers for inflight memory ...
Vladimir Kiriansky +3 more
semanticscholar +5 more sources
Instruction-level parallelism in Prolog [PDF]
Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92, 1992 The demand of increasing computation power for symbolic processing has given a strong impulse to the development of ASICs dedicated to the execution of prolog. Unlike past microcoded implementation based on the Warren machine model, novel trends in high performance Prolog processors suggest the implementation of RISC-based processors committed to ...
Alessandro De Gloria, Paolo Faraboschi
+7 more sources
PerPI: A Tool to Measure Instruction Level Parallelism [PDF]
Workshop on Applied Parallel Computin, 2012 We introduce and describe PerPI, a software tool analyzing the instruction level parallelism (ILP) of a program. ILP measures the best potential of a program to run in parallel on an ideal machine – a machine with infinite resources. PerPI is a programmer-oriented tool the function of which is to improve the understanding of how the algorithm and the ...
Goossens, Bernard +3 more
openaire +3 more sources
Instructional Level Parallelism
, 2019 This paper is a review of the developments in Instruction level parallelism. It takes into account all the changes made in speeding up the execution. The various drawbacks and dependencies due to pipelining are discussed and various solutions to overcome them are also incorporated.
Taposh Dutta-Roy
openalex +4 more sources