Results 1 to 10 of about 189,345 (270)
Limits of instruction-level parallelism [PDF]
Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - ASPLOS-IV, 1991 Growing interest in ambitious multiple-issue machines and heavilypipelined machines requires a careful examination of how much instructionlevel parallelism exists in typical programs. Such an examination is complicated by the wide variety of hardware and software techniques for increasing the parallelism that can be exploited, including branch ...
D. W. Wall
semanticscholar +3 more sources
Limits of Instruction-Level Parallelism Capture
Procedia Computer Science, 2013 AbstractWe analyse the capacity of different running models to benefit from the Instruction-Level Parallelism (ILP). First, we show where the locks to the capture of distant ILP reside. We show that i) fetching in parallel, ii) renaming memory references and iii) removing parasitic true dependencies on the stack management are the keys to capture ...
Goossens, Bernard, Parello, David
semanticscholar +3 more sources
Hacky Racers: Exploiting Instruction-Level Parallelism to Generate Stealthy Fine-Grained Timers [PDF]
International Conference on Architectural Support for Programming Languages and Operating Systems, 2022 Side-channel attacks pose serious threats to many security models, especially sandbox-based browsers. While transient-execution side channels in out-of-order processors have previously been blamed for vulnerabilities such as Spectre and Meltdown, we show
Haocheng Xiao, S. Ainsworth
semanticscholar +3 more sources
Register Saturation in Instruction Level Parallelism [PDF]
International Journal of Parallel Programming, 2005 The registers constraints are usually taken into account during the scheduling pass of an acyclic data dependence graph (DAG): any schedule of the instructions inside a basic block must bound the register requirement under a certain limit. In this work, we show how to handle the register pressure before the instruction scheduling of a DAG.
Sid-Ahmed-Ali Touati
openaire +5 more sources
COMPARISON OF INSTRUCTION SCHEDULING AND REGISTER ALLOCATION FOR MIPS AND HPL-PD ARCHITECTURE FOR EXPLOITATION OF INSTRUCTION LEVEL PARALLELISM [PDF]
Engineering Heritage Journal, 2018 The integrated approaches for instruction scheduling and register allocation have been promising area of research for code generation and compiler optimization.
Rajendra Kumar
doaj +3 more sources
Topic 7: Parallel Computer Architecture and Instruction Level Parallelism [PDF]
, 2006 Peer ...
Ayguadé Parra, Eduard +3 more
openaire +4 more sources
Cimple: instruction and memory level parallelism: a DSL for uncovering ILP and MLP [PDF]
International Conference on Parallel Architectures and Compilation Techniques, 2018 Modern out-of-order processors have increased capacity to exploit instruction level parallelism (ILP) and memory level parallelism (MLP), e.g., by using wide superscalar pipelines and vector execution units, as well as deep buffers for inflight memory ...
Vladimir Kiriansky +3 more
semanticscholar +3 more sources
Instructional Level Parallelism [PDF]
, 2019 This paper is a review of the developments in Instruction level parallelism. It takes into account all the changes made in speeding up the execution. The various drawbacks and dependencies due to pipelining are discussed and various solutions to overcome them are also incorporated.
Taposh Dutta-Roy
openaire +3 more sources
Exploiting Thread-Level and Instruction-Level Parallelism to Cluster Mass Spectrometry Data using Multicore Architectures. [PDF]
Netw Model Anal Health Inform Bioinform, 2014 Saeed F +3 more
europepmc +3 more sources
Scalable instruction-level parallelism through tree-instructions [PDF]
Proceedings of the 11th international conference on Supercomputing - ICS '97, 1997 We describe a representation of instruction-level parallelism which does not require checking dependencies at run-time, and which is suitable for processor implementations with varying issuewidth. In this approach, a program is represented as a sequence of tree-instructions, each containing multiple primitive operations and executable either in one or ...
Jaime H. Moreno, Mayan Moudgil
openaire +2 more sources