Results 11 to 20 of about 189,345 (270)
Topic 8 Parallel Computer Architecture and Instruction-Level Parallelism [PDF]
, 2003 Parallel computer architecture and instruction-level parallelism are hot topics at Euro-Par conferences, since these techniques are present in most contemporary computing systems. At Euro-Par 2003, 18 papers were submitted to the topic, from which 1 distinguished, 4 regular and 4 short papers were accepted.
Stamatis Vassiliadis +3 more
openaire +2 more sources
Instruction-level parallelism in Prolog [PDF]
Proceedings of the 19th annual international symposium on Computer architecture - ISCA '92, 1992 The demand of increasing computation power for symbolic processing has given a strong impulse to the development of ASICs dedicated to the execution of prolog. Unlike past microcoded implementation based on the Warren machine model, novel trends in high performance Prolog processors suggest the implementation of RISC-based processors committed to ...
DE GLORIA, ALESSANDRO, P. Faraboschi
openaire +3 more sources
Instruction Level Parallelism and Memory Synchronization
INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENTThe simultaneous or parallel execution of a series of instructions within a computer program is known as instruction-level parallelism, or ILP. ILP stands for the average number of instructions executed throughout each stage of this parallel execution, to be more precise.
Rupam Sardar
openaire +3 more sources
Instruction-Level Parallelism and Uniprocessor Architecture [PDF]
, 1999 Research in Instruction-Level Parallelism (ILP) is concerned with architectural innovations in the processor to expose parallelism between the execution of instructions. Of course, the relationship with the research on the memory hierarchy and on compiler optimisation techniques is very strong.
Pascal Sainrat, Mateo Valero
openaire +2 more sources
Increasing Instruction-Level Parallelism with Instruction Precomputation [PDF]
, 2002 Value reuse improves a processor’s performance by dynamically caching the results of previous instructions and reusing those results to bypass the execution of future instructions that have the same opcode and input operands. However, continually replacing the least recently used entries could eventually fill the value reuse table with instructions ...
Joshua J. Yi +2 more
openaire +3 more sources
Available instruction-level parallelism for superscalar and superpipelined machines [PDF]
ASPLOS III, 1989 N. Jouppi, D. W. Wall
semanticscholar +2 more sources
Instruction-level parallelism from execution interlock collapsing [PDF]
ACM SIGARCH Computer Architecture News, 1992 An innovative technique has been developed that permits the collapsing of execution interlocks between integer ALU operations as well as between address generation operations, allowing parallel execution of two instructions, having true dependencies, in a single cycle. Given that the proposed scheme has been shown not to increase the machine cycle time,
Nadeem Malik +2 more
openaire +2 more sources
Space-time scheduling of instruction-level parallelism on a raw machine [PDF]
ASPLOS VIII, 1998 Walter Lee +6 more
semanticscholar +4 more sources