Instruction Criticality Based Energy-Efficient Hardware Data Prefetching
, 2021 Neelu S. Kalani, Biswabandan Panda
openalex +2 more sources
Off-chip prefetching based on Hidden Markov Model for non-volatile memory architectures. [PDF]
PLoS One, 2021 Lamela A +3 more
europepmc +1 more source
An optimized FM-index library for nucleotide and amino acid search. [PDF]
Algorithms Mol Biol, 2021 Anderson T, Wheeler TJ.
europepmc +1 more source
Instruction prefetching of systems codes with layout optimized for reduced cache misses [PDF]
, 1996 Chun Xia, Josep Torrellas
openalex +1 more source
An Aggressive Implementation Method of Branch Instruction Prefetch
, 2021 Yufeng Sun +5 more
openalex +1 more source
New parallel computing algorithm of molecular dynamics for extremely huge scale biological systems. [PDF]
J Comput Chem, 2021 Jung J +11 more
europepmc +1 more source
SENECA: building a fully digital neuromorphic processor, design trade-offs and challenges. [PDF]
Front Neurosci, 2023 Tang G +10 more
europepmc +1 more source
BTIP: Branch Triggered Instruction Prefetcher Ensuring Timeliness
ElectronicsIn CPU microarchitecture, caches store frequently accessed instructions and data by exploiting their locality, reducing memory access latency and improving application performance. However, contemporary applications with large code footprints often experience frequent Icache misses, which significantly degrade performance.
Wenhai Lin +7 more
openaire +1 more source
Accelerating Minimap2 for Accurate Long Read Alignment on GPUs. [PDF]
J Biotechnol Biomed, 2023 Sadasivan H +5 more
europepmc +1 more source
Locality-Based Cache Management and Warp Scheduling for Reducing Cache Contention in GPU. [PDF]
Micromachines (Basel), 2021 Fang J, Wei Z, Yang H.
europepmc +1 more source