Optimizing Instruction Prefetching to Improve Worst-Case Performance for Real-Time Applications [PDF]
, 2009 Yiqiang Ding, Jun Yan, Wei Zhang
openalex +1 more source
A Hybrid Instruction Prefetching Mechanism for Ultra Low-Power Multicore Clusters
, 2017 Maryam Payami +3 more
openalex +2 more sources
Reducing the WCET and analysis time of systems with simple lockable instruction caches. [PDF]
PLoS One, 2020 Pedro-Zapater A +4 more
europepmc +1 more source
Enhanced frequency of transcription pre-initiation complexes assembly after exposure to UV irradiation results in increased repair activity and reduced probabilities for mutagenesis. [PDF]
Nucleic Acids Res, 2023 Liakos A +5 more
europepmc +1 more source
A new hardware prefetching scheme based on dynamic interpretation of the instruction stream
, 1994 James Edward Van Peursem
openalex +2 more sources
DEER: Deep Runahead for Instruction Prefetching on Modern Mobile Workloads [PDF]
Parmida Vahdatniya +9 more
openalex +1 more source
A Heterogeneous Architecture for the Vision Processing Unit with a Hybrid Deep Neural Network Accelerator. [PDF]
Micromachines (Basel), 2022 Liu P, Yang Z, Kang L, Wang J.
europepmc +1 more source
Seq: A High-Performance Language for Bioinformatics. [PDF]
Proc ACM Program Lang, 2019 Shajii A +6 more
europepmc +1 more source
Building Trust for Smart Connected Devices: The Challenges and Pitfalls of TrustZone. [PDF]
Sensors (Basel), 2021 Koutroumpouchos N +2 more
europepmc +1 more source
The FNL+MMA Instruction Cache Prefetcher
, 2020 When designing a prefetcher, the computer architect has to define which event should trigger a prefetch action and which blocks should be prefetched. We propose to trigger prefetch requests on I-Shadow cache misses. The I-Shadow cache is a small tag-only cache that monitors only demand misses.
openaire +1 more source