Results 281 to 290 of about 1,478,008 (318)
Some of the next articles are maybe not open access.
Difference by instructional set in stabilometry
Journal of Vestibular Research, 2000There is no standard for the awareness of standing posture in stabilometry, yet little research addressing the matter has been carried out. In the present study, we evaluated the influence of different instructional sets during a test on stabilometry. Stabilometry was performed on 349 male subjects.
Kazuyuki Omae +4 more
openaire +3 more sources
Instruction sets and their implementations
[1990] Proceedings of the 23rd Annual Workshop and Symposium@m_MICRO 23: Microprogramming and Microarchitecture, 2002A view of some of the major issues facing architects and designers in the nineties is presented. For example, as processor cycles shorten the number of cycles per instruction increases, since cache/memory access time does not scale with processor speed. Thus, the kind of tradeoffs applicable in the eighties may be quite different in the nineties. >
openaire +2 more sources
Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer
IEEE Micro, 1987GaAs now allows up to 30K transistors per chip. With such a limitation, can you build a 32-bit CISC on a single GaAs chip? Yes, if you build a reduced instruction set computer and emulate the 32-bit CISC on it.
Veljko Milutinovic, Kevin John McNeley
openaire +2 more sources
2004
In the performance model presented in Chapter 1, we identified two crucial factors to be b the bit width of the machine’s registers and w the width in bits of the numbers being used in the program. We examined the situation where w > b,taking the example of a 4-bit machine doing 16-bit arithmetic. In this case we saw that performance would vary as b/w.
Kenneth Renfrew, Paul Cockshott
openaire +2 more sources
In the performance model presented in Chapter 1, we identified two crucial factors to be b the bit width of the machine’s registers and w the width in bits of the numbers being used in the program. We examined the situation where w > b,taking the example of a 4-bit machine doing 16-bit arithmetic. In this case we saw that performance would vary as b/w.
Kenneth Renfrew, Paul Cockshott
openaire +2 more sources
2003
It is natural to assume that since a processor must perform many kinds of operations, having only one instruction is inadequate. This leads to the question of instruction set completeness, or “what is the minimal functionality of an instruction needed to perform all other kinds of operations in a processor?” This simple question touches upon the area ...
Phillip A. Laplante, William F. Gilreath
openaire +2 more sources
It is natural to assume that since a processor must perform many kinds of operations, having only one instruction is inadequate. This leads to the question of instruction set completeness, or “what is the minimal functionality of an instruction needed to perform all other kinds of operations in a processor?” This simple question touches upon the area ...
Phillip A. Laplante, William F. Gilreath
openaire +2 more sources
2011
Overview of instruction set in ARM® processors, differences between instruction set in various Cortex-M processors, assembly language syntax for ARM and GNU tool chain, and details of the instruction set. The chapter also covers the barrel shifter feature and gives information about how to access special registers and instructions.
openaire +4 more sources
Overview of instruction set in ARM® processors, differences between instruction set in various Cortex-M processors, assembly language syntax for ARM and GNU tool chain, and details of the instruction set. The chapter also covers the barrel shifter feature and gives information about how to access special registers and instructions.
openaire +4 more sources
Digital setting for instruction
Kybernetes, 2000Considers learning as the passage of information from one code to another; from the biological ones (DNA/PROTEIN/PATTERN) to the psychic (LANGUAGE). Believes that the circulation of information between the codes is a spontaneous phenomenon due to the informational presence of the environment: teaching must technically accelerate learning, acting on ...
openaire +2 more sources
Reduced Instruction Set Computer [PDF]
, 1992 Seit der Entwicklung der ersten digitalen Rechner wuchs der Umfang und die Komplexitat der Befehlssatze stetig an. So hatte 1948 der MARK I nur sieben Maschinenbefehle geringer Komplexitat wie z.B. Additions- und Sprungbefehle. Nachfolgende Prozessorarchitekturen versuchten, die semantische Lucke (semantic Gap) zwischen hoheren, problemorientierten ...
Wolfram Schiffmann, Robert Schmitz
openaire +1 more source
2001
If you like to think of writing a program as analogous to preparing an elaborate meal, then for any given cooking appliance, such as a microwave oven or electric stove (the hardware) there are a range of processes. These processes — for example, steaming, frying, boiling — are analogous to the instruction set which can be implemented by the CPU.
openaire +2 more sources
If you like to think of writing a program as analogous to preparing an elaborate meal, then for any given cooking appliance, such as a microwave oven or electric stove (the hardware) there are a range of processes. These processes — for example, steaming, frying, boiling — are analogous to the instruction set which can be implemented by the CPU.
openaire +2 more sources
Instruction set definition and instruction selection for ASIPs
Proceedings of 7th International Symposium on High-Level Synthesis, 2002Application Specific Instruction set Processors (ASIPs) are field or mask programmable processors of which the architecture and instruction set are optimised to a specific application domain. ASIPs offer a high degree of flexibility and are therefore increasingly being used in competitive markets like telecommunications.
Johan Van Praet +3 more
openaire +2 more sources