Results 301 to 310 of about 6,871,078 (322)
Some of the next articles are maybe not open access.
A Unique Microprcessor Instruction Set
IEEE Micro, 1982New instruction sets have been based on traditather than on the application of scientific method. Here, the latter has yielded a simple, optimal, en-member instruction set.
openaire +2 more sources
Addressing Modes; Instruction Set [PDF]
The MC68000 has six addressing categories, each of which has variations that provide a total of 15 addressing modes, as shown in Table 4-1. Closer examination of these addressing modes reveals that they can be classified in four major groups, as follows: (1) Register Direct modes, (2) Memory Address modes, (3) Special Address modes, and (4) Program ...
openaire +1 more source
A Rhetoric of Electronic Instruction Sets
Technical Communication Quarterly, 2010This article offers a heuristic for conceptualizing the broad contours of electronic instruction sets as they have developed for and in online environments. The heuristic includes three interconnected models: self-contained, which leverages the features of fixed instructional content; embedded, which leverages the features of user-generated metadata ...
openaire +2 more sources
Energy-Exposed Instruction Sets
2002Modern performance-oriented ISAs, such as RISC and VLIW, only expose to software features that impact the critical path through computation. Pipelined microprocessor implementations hide most of the microarchitectural work performed in executing instructions.
Krste Asanovic+3 more
openaire +2 more sources
Instructional Consultation in a Statewide Setting
New Directions for Teaching and Learning, 1999AbstractThe University of Kentucky Community College System offers a program that involves fullātime faculty serving as instructional consultants for their colleagues.
openaire +1 more source
Complex instruction set computers
1991Publisher Summary Many of today's complex instruction set computer (CISC) processors owe their architectural philosophy to the early 8-bit microprocessors either as a foundation or as an example of how not to design a high performance microprocessor.
openaire +2 more sources
Cambricon: An Instruction Set Architecture for Neural Networks
International Symposium on Computer Architecture, 2016Shaoli Liu+7 more
semanticscholar +1 more source
Reviving instruction set randomization
IEEE International Symposium on Hardware Oriented Security and Trust, 2017Kanad Sinha+2 more
semanticscholar +1 more source
Theoretical peak FLOPS per instruction set: a tutorial
Journal of Supercomputing, 2017R. Dolbeau
semanticscholar +1 more source